

CY7C66013 CY7C66113 Full-Speed USB (12 Mbps) Peripheral Controller with Integrated Hub



TABLE OF CONTENTS

1.0 FEATURES	6
2.0 FUNCTIONAL OVERVIEW	7
3.0 PIN CONFIGURATIONS	9
4.0 PRODUCT SUMMARY TABLES	10
4.1 Pin Assignments	10
4.2 I/O Register Summary	
4.3 Instruction Set Summary	
5.0 PROGRAMMING MODEL	_
5.1 14-Bit Program Counter (PC)	
5.1.1 Program Memory Organization5.2 8-Bit Accumulator (A)	
5.3 8-Bit Temporary Register (X)	
5.4 8-Bit Program Stack Pointer (PSP)	15
5.4.1 Data Memory Organization	
5.5 8-Bit Data Stack Pointer (DSP)5. 8-Bit Data Stack Pointer (DSP)5. 8-Bit Data Stack Pointer (DSP)5. 8-Bit Data Stack Pointer (DSP)	
5.6.1 Data (Immediate)	
5.6.2 Direct	
5.6.3 Indexed	
6.0 CLOCKING	
7.0 RESET	
7.1 Power-On Reset (POR)	
7.2 Watch Dog Reset (WDR)	
8.0 SUSPEND MODE	
9.0 GENERAL-PURPOSE I/O (GPIO) PORTS	
9.1 GPIO Configuration Port	
10.0 DAC PORT	
10.1 DAC Isink Registers	
11.0 12-BIT FREE-RUNNING TIMER	
11.1 Timer (LSB)	
11.2 Timer (MSB)	
12.0 I ² C AND HAPI CONFIGURATION REGISTER	
13.0 I ² C COMPATIBLE CONTROLLER	
14.0 HARDWARE ASSISTED PARALLEL INTERFACE (HAPI)	
15.0 PROCESSOR STATUS AND CONTROL REGISTER	
16.0 INTERRUPTS	
16.1 Interrupt Vectors	
16.3 USB Bus Reset Interrupt	
16.4 Timer Interrupt	30



16.5	USB Endpoint Interrupts	.30
	USB Hub Interrupt	
	DAC Interrupt	
	GPIO/HAPI Interrupt	
16.9	I ² C Interrupt	. 31
17.0	USB OVERVIEW	. 32
17.1	USB Serial Interface Engine (SIE)	. 32
17.2	USB Enumeration	. 32
18.0	USB HUB	. 33
18.1	Connecting/Disconnecting a USB Device	.33
	Enabling/Disabling a USB Device	
	Hub Downstream Ports Status and Control	
	Downstream Port Suspend and Resume	
	USB Upstream Port Status and Control	
19.0	USB SERIAL INTERFACE ENGINE OPERATION	. 37
	USB Device Addresses	
	USB Device Endpoints	
	USB Control Endpoint Mode Registers	
	USB Non-Control Endpoint Mode Registers	
	USB Endpoint Counter Registers Endpoint Mode/Count Registers Update and Locking Mechanism	
	USB MODE TABLES	
	SAMPLE SCHEMATIC	
22.0	ABSOLUTE MAXIMUM RATINGS	. 46
23.0	ELECTRICAL CHARACTERISTICS	. 46
24.0	SWITCHING CHARACTERISTICS	. 48
25.0	ORDERING INFORMATION	. 50
26 N	PACKAGE DIAGRAMS	51



LIST OF FIGURES

Figure 5-1. Program Memory Space with Interrupt Vector Table	
Figure 6-1. Clock Oscillator On-Chip Circuit	
Figure 7-1. Watch Dog Reset (WDR)	
Figure 9-1. Block Diagram of a GPIO Pin	. 18
Figure 9-2. Port 0 Data 0x00 (read/write)	
Figure 9-3. Port 1 Data 0x01 (read/write)	. 19
Figure 9-4. Port 2 Data 0x02 (read/write)	. 19
Figure 9-5. Port 3 Data 0x03 (read/write)	. 19
Figure 9-6. GPIO Configuration Register 0x08 (read/write)	. 20
Figure 9-7. Port 0 Interrupt Enable 0x04 (write only)	. 20
Figure 9-8. Port 1 Interrupt Enable 0x05 (write only)	. 20
Figure 9-9. Port 2 Interrupt Enable 0x06 (write only)	
Figure 9-10. Port 3 Interrupt Enable 0x07 (write only)	
Figure 10-1. Block Diagram of a DAC Pin	
Figure 10-2. DAC Port Data 0x30 (read/write)	
Figure 10-3. DAC Port Isink 0x38 to 0x3F (write only)	. 21
Figure 10-4. DAC Port Interrupt Enable 0x31 (write only)	
Figure 10-5. DAC Port Interrupt Polarity 0x32 (write only)	
Figure 11-1. Timer Register 0x24 (read only)	
Figure 11-2. Timer Register 0x25 (read only)	
Figure 11-3. Timer Block Diagram	
Figure 12-1. HAPI/I ² C Configuration Register 0x09 (read/write)	
Figure 13-1. I ² C Data Register 0x29 (separate read/write registers)	
Figure 13-2. I ² C Status and Control Register 0x28 (read/write)	
Figure 15-1. Processor Status and Control Register 0xFF	
Figure 16-1. Global Interrupt Enable Register 0x20 (read/write)	
Figure 16-2. USB Endpoint Interrupt Enable Register 0x21 (read/write)	
Figure 16-3. Interrupt Controller Functional Diagram	
Figure 16-4. Interrupt Vector Register 0x23 (read only)	
Figure 16-5. GPIO Interrupt Structure	
Figure 18-1. Hub Ports Connect Status 0x48 (read/write), 1 = Connect, 0 = Disconnect	
Figure 18-2. Hub Ports Speed 0x4A (read/write), 1 = Low-Speed, 0 = Full-Speed	
Figure 18-3. Hub Ports Enable Register 0x49 (read/write), 1 = Enabled, 0 = Disabled	
Figure 18-4. Hub Downstream Ports Control Register 0x4B (read/write)	
Figure 18-5. Hub Ports Force Low Register (read/write) 0x51, 1 = Force Low, 0 = No Force	
Figure 18-6. Hub Ports SE0 Status Register 0x4F (read only), 1 = SE0, 0 = Non-SE0	
Figure 18-7. Hub Ports Data Register 0x50 (read only), $1 = (D+ > D-)$, $0 = (D+ < D-)$	
Figure 18-8. Hub Ports Suspend Register 0x4D (read/write), 1 = Port is Selectively Suspended	
Figure 18-9. Hub Ports Resume Status Register 0x4E (read only), 1 = Port is in Resume State	
Figure 18-10. USB Status and Control Register 0x1F (read/write)	
Figure 19-1. USB Device Address Registers 0x10, 0x40 (read/write)	
Figure 19-2. USB Device Endpoint Zero Mode Registers 0x12 and 0x42, (read/write)	
Figure 19-3. USB Non-Control Device Endpoint Mode Registers 0x14, 0x16, 0x44, (read/write)	
Figure 19-4. USB Endpoint Counter Registers 0x11, 0x13, 0x15, 0x41, 0x43 (read/write)	
Figure 19-5. Token/Data Packet Flow Diagram	
Figure 21-1. Sample Schematic	
Figure 24-1. Clock Timing	
Figure 24-2. USB Data Signal Timing	
Figure 24-3. HAPI Read by External Interface from USB Microcontroller	
Figure 24-4. HAPI Write by External Device to USB Microcontroller	
g	



LIST OF TABLES

Table 4-1. Pin Assignments	10
Table 4-2. I/O Register Summary	10
Table 4-3. Instruction Set Summary	
Table 9-1. Port Configurations	
Table 12-1. HAPI Port Configuration	
Table 12-2. I ² C Port Configuration	
Table 13-1. I ² C Status and Control Register Bit Definitions	
Table 14-1. Port 2 Pin and HAPI Configuration Bit Definitions	
Table 16-1. Interrupt Vector Assignments	
Table 18-1. Control Bit Definition for Downstream Ports	
Table 18-2. Control Bit Definition for Upstream Port	
Table 19-1. Memory Allocation for Endpoints	
Table 20-1. USB Register Mode Encoding	
Table 20-2. Decode table for <i>Table 20-3</i> : "Details of Modes for Differing Traffic Conditions"	
Table 20-3. Details of Modes for Differing Traffic Conditions	
· · · · · · · · · · · · · · · · · · ·	



1.0 Features

- Full-speed USB Peripheral Microcontroller with an integrated USB hub
 - Well suited for USB compound devices such as a keyboard hub function
- 8-bit USB Optimized Microcontroller
 - Harvard architecture
 - 6-MHz external clock source
 - -12-MHz internal CPU clock
 - 48-MHz internal Hub clock
- · Internal memory
 - 256 bytes of RAM
 - -8 KB of PROM (CY7C66013, CY7C66113)
- Integrated Master/Slave I²C-Compatible Controller (100 kHz) enabled through General-Purpose I/O (GPIO) pins
- · Hardware Assisted Parallel Interface (HAPI) for data transfer to external devices
- I/O ports
 - —Three GPIO ports (Port 0 to 2) capable of sinking 8 mA per pin (typical)
 - An additional GPIO port (Port 3) capable of sinking 12 mA per pin (typical) for high current requirements: LEDs
 - Higher current drive achievable by connecting multiple GPIO pins together to drive a common output
 - Each GPIO port can be configured as inputs with internal pull-ups or open drain outputs or traditional CMOS outputs
 - A Digital to Analog Conversion (DAC) port with programmable current sink outputs is available on the CY7C66113 device
 - Maskable interrupts on all I/O pins
- · 12-bit free-running timer with one microsecond clock ticks
- Watch Dog Timer (WDT)
- Internal Power-On Reset (POR)
- USB Specification Compliance
 - Conforms to USB Specification, Version 1.1
 - Conforms to USB HID Specification, Version 1.1
 - Supports one or two device addresses with up to 5 user configured endpoints
 - Up to two 8-byte control endpoints
 - Up to four 8-byte data endpoints
 - Up to two 32-byte data endpoints
 - —Integrated USB transceivers
 - Supports 4 Downstream USB ports
 - GPIO pins can provide individual power control outputs for each Downstream USB port
 - GPIO pins can provide individual port over current inputs for each Downstream USB port
- Improved output drivers to reduce EMI
- Operating voltage from 4.0V to 5.5V DC
- Operating temperature from 0 to 70 degrees Celsius
- CY7C66013 available in 48-pin PDIP (-PC) or 48-pin SSOP (-PVC) packages
- CY7C66113 available in 56-pin SSOP (-PVC) packages
- Industry-standard programmer support



2.0 Functional Overview

The CY7C66013 and CY7C66113 are compound devices with a full-speed USB microcontroller in combination with a USB hub. Each device is well suited for combination peripheral functions with hubs, such as a keyboard hub function. The 8-bit one-time-programmable microcontroller with a 12-MBps USB Hub supports as many as 4 downstream ports.

The CY7C66013 features 29 GPIO pins to support USB and other applications. The I/O pins are grouped into four ports (P0[7:0], P1[7:0], P2[7:0], P3[4:0]) where each port can be configured as inputs with internal pull-ups, open drain outputs, or traditional CMOS outputs. Ports 0 to 2 are rated at 8 mA per pin (typical) sink current. Port 3 pins are rated at 12 mA per pin (typical) sink current, which allows these pins to drive LEDs. Multiple GPIO pins can be connected together to drive a single output for more drive current capacity. Additionally, each I/O pin can be used to generate a GPIO interrupt to the microcontroller. All of the GPIO interrupts all share the same "GPIO" interrupt vector.

The CY7C66113 has 31 GPIO pins (P0[7:0], P1[7:0], P2[7:0], P3[6:0]). Additionally, the CY7C66113 features an additional 8 I/O pins in the Digital to Analog Conversion (DAC) port (P4[7:0]). Every DAC pin includes an integrated 14-kΩ pull-up resistor. When a '1' is written to a DAC I/O pin, the output current sink is disabled and the output pin is driven HIGH by the internal pull-up resistor. When a '0' is written to a DAC I/O pin, the internal pull-up is disabled and the output pin provides the programmed amount of sink current. A DAC I/O pin can be used as an input with an internal pull-up by writing a '1' to the pin.

The sink current for each DAC I/O pin can be individually programmed to one of sixteen values using dedicated Isink registers. DAC bits DAC[1:0] can be used as high current outputs with a programmable sink current range of 3.2 to 16 mA (typical). DAC bits DAC[7:2] have a programmable current sink range of 0.2 to 1.0 mA (typical). Multiple DAC pins can be connected together to drive a single output that requires more sink current capacity. Each I/O pin can be used to generate a DAC interrupt to the microcontroller. Also, the interrupt polarity for each DAC I/O pin is individually programmable.

The microcontroller uses an external 6-MHz crystal and an internal oscillator to provide a reference to an internal PLL-based clock generator. This technology allows the customer application to use an inexpensive 6-MHz fundamental crystal that reduces the clock-related noise emissions (EMI). A PLL clock generator provides the 6-, 12-, and 48-MHz clock signals for distribution within the microcontroller.

The CY7C66013 and CY7C66113 have 8 KB of PROM. These parts also include Power-on Reset logic, a Watch Dog Timer, and a 12-bit free-running timer. The Power-On Reset (POR) logic detects when power is applied to the device, resets the logic to a known state, and begins executing instructions at PROM address 0x0000. The Watch Dog Timer is used to ensure the microcontroller recovers after a period of inactivity. The firmware may become inactive for a variety of reasons, including errors in the code or a hardware failure such as waiting for an interrupt that never occurs.


The microcontroller can communicate with external electronics through the GPIO pins. An I^2 C-compatible interface accommodates a 100-kHz serial link with an external device. There is also a Hardware Assisted Parallel Interface (HAPI) which can be used to transfer data to an external device.

The free-running 12-bit timer clocked at 1 MHz provides two interrupt sources, 128-µs and 1.024-ms. The timer can be used to measure the duration of an event under firmware control by reading the timer at the start of the event and after the event is complete. The difference between the two readings indicates the duration of the event in microseconds. The upper four bits of the timer are latched into an internal register when the firmware reads the lower eight bits. A read from the upper four bits actually reads data from the internal register, instead of the timer. This feature eliminates the need for firmware to try to compensate if the upper four bits increment immediately after the lower eight bits are read.

The microcontroller supports 11 maskable interrupts in the vectored interrupt controller. Interrupt sources include the $128-\mu s$ (bit 6) and 1.024-ms (bit 9) outputs from the free-running timer, five USB endpoints, the USB hub, the DAC port, the GPIO ports, and the I^2C -compatible master mode interface. The timer bits cause an interrupt (if enabled) when the bit toggles from LOW '0' to HIGH '1.' The USB endpoints interrupt after the USB host has written data to the endpoint FIFO or after the USB controller sends a packet to the USB host. The DAC ports have an additional level of masking that allows the user to select which DAC inputs can cause a DAC interrupt. The GPIO ports also have a level of masking to select which GPIO inputs can cause a GPIO interrupt. For additional flexibility, the input transition polarity that causes an interrupt is programmable for each pin of the DAC port. Input transition polarity can be programmed for each GPIO port as part of the port configuration. The interrupt polarity can be rising edge ('0' to '1') or falling edge ('1' to '0').


The CY7C66013 and CY7C66113 include an integrated USB Serial Interface Engine (SIE) that supports the integrated peripherals and the hub controller function. The hardware supports up to two USB device addresses with one device address for the hub (two endpoints) and a device address for a compound device (three endpoints). The SIE allows the USB host to communicate with the hub and functions integrated into the microcontroller. The part includes a 1:4 hub repeater with one upstream port and four downstream ports. The USB Hub allows power-management control of the downstream ports by using GPIO pins assigned by the user firmware. The user has the option of ganging the downstream ports together with a single pair of power-management pins, or providing power management for each port with four pairs of power-management pins.







3.0 Pin Configurations





4.0 Product Summary Tables

4.1 Pin Assignments

Table 4-1. Pin Assignments

Name	I/O	48-Pin	56-Pin	Description		
D+[0], D-[0]	I/O	8, 9	8, 9	Upstream port, USB differential data.		
D+[1], D-[1]	I/O	12, 13	13, 14	Downstream port 1, USB differential data.		
D+[2], D-[2]	I/O	15, 16	16, 17	Downstream port 2, USB differential data.		
D+[3], D-[3]	I/O	40, 41	48, 49	Downstream port 3, USB differential data.		
D+[4], D-[4]	I/O	35, 36	44, 45	Downstream port 4, USB differential data.		
P0[7:0]	I/O	21, 25, 22, 26, 23, 27, 24, 28	22, 32, 23, 33, 24, 34, 25, 35	GPIO Port 0.		
P1[7:0]	I/O	6, 43, 5, 44, 4, 45, 47, 46	6, 51, 5, 52, 4, 53, 55, 54	GPIO Port 1.		
P2[7:0]	I/O	19, 30, 18, 31, 17, 33, 14, 34	20, 38, 19, 39, 18, 41, 15, 42	GPIO Port 2.		
P3[6:0]	I/O	37, 10, 39, 7, 42	43, 12, 46, 10, 47, 7, 50	GPIO Port 3, capable of sinking 12 mA (typical).		
DAC[7:0]	I/O	n/a	21, 29, 26, 30, 27, 31, 28, 37	Digital to Analog Converter (DAC) Port with programmable current sink outputs. DAC[1:0] offer a programmable range of 3.2 to 16 mA typical. DAC[7:2] have a programmable sink current range of 0.2 to 1.0 mA typical.		
XTAL _{IN}	IN	2	2	6-MHz crystal or external clock input.		
XTAL _{OUT}	OUT	1	1	6-MHz crystal out.		
V _{PP}		29	36	Programming voltage supply, tie to ground during normal operation.		
V _{CC}		48	56	Voltage supply.		
GND		11, 20, 32, 38	11, 40	Ground.		
V _{REF}	IN	3	3	External 3.3V supply voltage for the differential data output buffers and the D+ pull up.		

4.2 I/O Register Summary

I/O registers are accessed via the I/O Read (IORD) and I/O Write (IOWR, IOWX) instructions. IORD reads data from the selected port into the accumulator. IOWR performs the reverse; it writes data from the accumulator to the selected port. Indexed I/O Write (IOWX) adds the contents of X to the address in the instruction to form the port address and writes data from the accumulator to the specified port. Specifying address 0 (e.g., IOWX 0h) means the I/O register is selected solely by the contents of X.

All undefined registers are reserved. It is important not to write to reserved registers as this may cause an undefined operation or increased current consumption during operation. When writing to registers with reserved bits, the reserved bits must be written with '0' '

Table 4-2. I/O Register Summary

Register Name	I/O Address	Read/Write	Function	Page
Port 0 Data	0x00	R/W	GPIO Port 0 Data	19
Port 1 Data	0x01	R/W	GPIO Port 1 Data	19
Port 2 Data	0x02	R/W	GPIO Port 2 Data	19
Port 3 Data	0x03	R/W	GPIO Port 3 Data	19
Port 0 Interrupt Enable	0x04	W	Interrupt Enable for Pins in Port 0	20
Port 1 Interrupt Enable	0x05	W	Interrupt Enable for Pins in Port 1	20
Port 2 Interrupt Enable	0x06	W	Interrupt Enable for Pins in Port 2	20



Table 4-2. I/O Register Summary (continued)

GPIO Configuration Ox08 RW GPIO Port Configurations HAPI and I ² C Configuration Ox09 RW HAPI Width and I ² C Position Configuration USB Device Address A EP AO Counter Register Ox11 RW USB Device Address A EP AO Counter Register Ox12 RW USB Address A, Endpoint 0 Counter EP AO Mode Register Ox12 RW USB Address A, Endpoint 1 Counter EP AT Mode Register Ox13 RW USB Address A, Endpoint 1 Counter EP AT Mode Register Ox14 RW USB Address A, Endpoint 1 Configuration EP AT Mode Register Ox15 RW USB Address A, Endpoint 1 Configuration EP A2 Mode Register Ox16 RW USB Address A, Endpoint 2 Counter EP A2 Mode Register Ox16 RW USB Address A, Endpoint 2 Counter EP A2 Mode Register Ox16 RW USB Address A, Endpoint 2 Counter EP A2 Mode Register Ox16 RW USB Address A, Endpoint 2 Counter EP A2 Mode Register Ox16 RW USB Address A, Endpoint 2 Counter EP A2 Mode Register Ox16 RW USB Address A, Endpoint 2 Counter EP A2 Mode Register Ox16 RW USB Address A, Endpoint 2 Counter USB Endpoint Interrupt Enable Ox20 RW Global Interrupt Enable Endpoint Interrupt Enable Ox21 RW USB Endpoint Interrupt Enable Interrupt Vector Ox23 R Pending Interrupt Vector Read/Clear Timer (LSB) Ox24 R Lower 8 Bits of Free-running Timer (1 MHz) Timer (MSB) Ox25 R Upper 4 Bits of Free-running Timer (1 MHz) Timer (MSB) Ox26 W Watch Dog Timer Clear I ² C Control & Status Ox28 RW I ² C Status and Control I ² C Data Ox29 RW I ² C Status Ox20 RW I ² C Data DAC Data Ox30 RW DAC Data DAC Interrupt Polarity Ox32 W Interrupt Enable for each DAC Pin DAC Interrupt Polarity Ox32 W Interrupt Polarity for each DAC Pin DAC Interrupt Polarity Ox32 W Interrupt Polarity for each DAC Pin USB Device Address B (not used in 5-endpoint mode) EP B0 Mode Register Ox40 RW USB Address B, Endpoint 1 Counter EP B1 Mode Register Ox41 RW USB Address B, Endpo	Register Name	I/O Address	Read/Write	Function	Page
HAPI and I ² C Configuration USB Device Address A 0x10 RW USB Device Address A 10x10 RW USB Device Address A 10x10 RW USB Address A, Endpoint 0 Counter EP A0 Counter Register 10x11 RW USB Address A, Endpoint 0 Counter EP A1 Mode Register 10x13 RW USB Address A, Endpoint 0 Configuration EP A1 Counter Register 10x14 RW USB Address A, Endpoint 1 Counter EP A1 Mode Register 10x14 RW USB Address A, Endpoint 1 Counter EP A2 Counter Register 10x15 RW USB Address A, Endpoint 1 Counter EP A2 Counter Register 10x15 RW USB Address A, Endpoint 2 Configuration EP A2 Counter Register 10x16 RW USB Address A, Endpoint 2 Configuration USB Status & Control 10x1F RW USB Address A, Endpoint 2 Configuration USB Status & Control 10x1F RW USB Upstream Port Traffic Status and Control Global Interrupt Enable 10x20 RW Global Interrupt Enable 10x21 RW USB Endpoint Interrupt Enable 10x21 RW USB Endpoint Interrupt Enable 10x21 RPW USB Endpoint Interrupt Enable 10x21 RPP Ending Interrupt Vector Read/Clear 10x16 Interrupt Vector 10x23 R Pending Interrupt Vector Read/Clear 10x16 Interrupt Vector 10x24 R Lower 8 Bits of Free-running Timer (1 MHz) 10x17 Imer (MSB) 10x25 R Upper 4 Bits of Free-running Timer (1 MHz) 10x17 Imer (MSB) 10x26 W Watch Dog Timer Clear 10x26 W DAC Data DAC Data DAC Data DAC Data DAC Data DAC Interrupt Enable DAS Interrupt Enable DAC Interrupt Enable DAC Interrupt Polarity DAS Bevice Address B DAC Pin DAC Interrupt Polarity DAC Sach ABREVAR W USB Address B, Endpoint O Counter EP B0 Mode Register DA4 RW USB Address B, Endpoint O Configuration, or USB Address B, Endpoint O Counter EP B0 Mode Register DA4 RW USB Address B, Endpoint 1 Configuration, or USB Address B,	Port 3 Interrupt Enable	0x07	W	Interrupt Enable for Pins in Port 3	20
USB Device Address A 0x10 R/W USB Device Address A EP A0 Counter Register 0x11 R/W USB Address A, Endpoint 0 Counter EP A0 Mode Register 0x12 R/W USB Address A, Endpoint 1 Counter EP A1 Counter Register 0x13 R/W USB Address A, Endpoint 1 Counter EP A1 Mode Register 0x14 R/W USB Address A, Endpoint 1 Counter EP A1 Mode Register 0x15 R/W USB Address A, Endpoint 1 Counter EP A2 Counter Register 0x16 R/W USB Address A, Endpoint 1 Counter EP A2 Mode Register 0x16 R/W USB Address A, Endpoint 1 Counter EP A2 Mode Register 0x16 R/W USB Address A, Endpoint 1 Counter EP A2 Mode Register 0x16 R/W USB Address A, Endpoint 1 Counter EP A2 Mode Register 0x16 R/W USB Address A, Endpoint 1 Counter EP A2 Mode Register 0x16 R/W USB Address A, Endpoint 1 Counter EP A2 Mode Register 0x16 R/W USB Address A, Endpoint 1 Counter EP A2 Mode Register 0x16 R/W USB Address A, Endpoint 1 Counter EP A2 Mode Register 0x16 R/W USB Address A, Endpoint 1 Counter EP A2 Mode Register 0x16 R/W USB Address A, Endpoint 1 Counter EP A2 Mode Register 0x16 R/W USB Address A, Endpoint 1 Counter EP A2 Mode Register 0x16 R/W USB Address A, Endpoint 1 Counter EP A2 Mode Register 0x16 R/W USB Endpoint Interrupt Enable 0x20 R/W USB Endpoint Interrupt Enables Interrupt Vector Read/Clear Interrupt Vector 0x23 R Pending Interrupt Vector Read/Clear Interrupt Vector Read/Clear Interrupt Vector Read/Clear Imper (LSB) 0x24 R Lower 8 Bits of Free-running Timer (1 MHz) Imper (MSB) 0x25 R Upper 4 Bits of Free-running Timer (1 MHz) Imper (MSB) 0x26 R/W IA Counter Register Status 0x28 R/W IA Counter Register Status 0x30 R/W IA Counter Register Status 0x30 R/W IA Counter Register Status 0x40 R/W USB Device Address B (not used in 5-endpoint mode) IA R/W USB Device Address B, Endpoint 1 Counter EP B1 Mode Register 0x41 R/W USB Address B, Endpoint 1 Counter USB Address B, Endpoint 1 Counter USB Address B, Endpoint 1 Configuration, or USB Address B, Endpoint 1 Con	GPIO Configuration	0x08	R/W	GPIO Port Configurations	20
EP A0 Counter Register 0x11 R/W USB Address A, Endpoint 0 Counter EP A0 Mode Register 0x12 R/W USB Address A, Endpoint 0 Configuration EP A1 Counter Register 0x13 R/W USB Address A, Endpoint 1 Counter EP A1 Mode Register 0x14 R/W USB Address A, Endpoint 1 Configuration EP A2 Counter Register 0x15 R/W USB Address A, Endpoint 1 Configuration EP A2 Counter Register 0x16 R/W USB Address A, Endpoint 2 Counter EP A2 Mode Register 0x16 R/W USB Address A, Endpoint 2 Configuration USB Status & Control 0x1F R/W USB USB Upstream Port Traffic Status and Control USB Status & Control 0x1F R/W USB USB Upstream Port Traffic Status and Control Global Interrupt Enable 0x20 R/W Global Interrupt Enable 0x21 R/W USB Endpoint Interrupt Enable 1therrupt Vector 0x23 R Pending Interrupt Vector Read/Clear 1therrupt Vector 0x23 R Pending Interrupt Vector Read/Clear 1therrupt Vector 0x24 R Lower 8 Bits of Free-running Timer (1 MHz) 1therrupt (1 MBz) 0x25 R Upper 4 Bits of Free-running Timer (1 MHz) 1therrupt (1 MBz) 0x26 W Watch Dog Timer Clear 1 PC Status and Control 1 PC Status 1 PC Data 0x29 R/W 1PC Data 0x29 R/W 1PC Data 0x29 R/W 1PC Data 0x30 R/W DAC Data 0x30 R/W DAC Data 0x31 W Interrupt Enable for each DAC Pin 1 DAC Interrupt Polarity 0x32 W Interrupt Enable for each DAC Pin 1 DAC Interrupt Polarity 0x32 W Interrupt Enable for each DAC Pin 1 DAC Interrupt Polarity 0x32 W Interrupt Enable for each DAC Pin 1 DAC Interrupt Register 0x41 R/W USB Address B, Endpoint 1 Configuration or USB Address B, Endpoint 1 Counter 1 USB Address B, Endpoint 1 Counter 1 USB Address B, Endpoint 1 Counter 1 USB Address B, Endpoint 1 Configuration, or USB Address B, Endpoint 1	HAPI and I ² C Configuration	0x09	R/W	HAPI Width and I ² C Position Configuration	23
EP A0 Mode Register Ox12 R/W USB Address A, Endpoint 1 Configuration EP A1 Mode Register Ox13 R/W USB Address A, Endpoint 1 Counter EP A1 Mode Register Ox14 R/W USB Address A, Endpoint 1 Configuration EP A2 Counter Register Ox15 R/W USB Address A, Endpoint 1 Configuration EP A2 Mode Register Ox16 R/W USB Address A, Endpoint 2 Counter EP A2 Mode Register Ox16 R/W USB Address A, Endpoint 2 Counter EP A2 Mode Register Ox16 R/W USB Address A, Endpoint 2 Counter EP A2 Mode Register Ox16 R/W USB USB Address A, Endpoint 2 Configuration USB Status & Control Ox17 R/W USB USB Lead of Status and Control Global Interrupt Enable Endpoint Interrupt Enable Ox20 R/W Global Interrupt Enable Interrupt Vector Ox23 R Pending Interrupt Vector Read/Clear Immer (LSB) Ox24 R Lower 8 Bits of Free-running Timer (1 MHz) Immer (MSB) Ox25 R Upper 4 Bits of Free-running Timer If Control & Status Ox28 R/W If Cotata Ox29 R/W If Cotata Ox29 R/W If Cotata Ox29 DAC Data DAC Data Ox30 R/W DAC Data DAC Interrupt Enable Ox31 W Interrupt Enable for each DAC Pin DAC Interrupt Polarity Ox32 W Interrupt Enable for each DAC Pin DAC Isink Ox38-0x3F W Input Sink Current Control for each DAC Pin USB Device Address B Ox40 R/W USB Device Address B, Endpoint 1 Configuration, or USB Address B, Endpoint 1 Configurat	USB Device Address A	0x10	R/W	USB Device Address A	37
EP A1 Counter Register Ox13 R/W USB Address A, Endpoint 1 Counter EP A1 Mode Register Ox14 R/W USB Address A, Endpoint 1 Configuration EP A2 Counter Register Ox15 R/W USB Address A, Endpoint 2 Counter EP A2 Mode Register Ox16 R/W USB Address A, Endpoint 2 Counter EP A2 Mode Register Ox16 R/W USB Address A, Endpoint 2 Configuration USB Status & Control Ox1F R/W USB Upstream Port Catalus USB Status & Control Ox1F R/W USB Upstream Port Status and Control INTERPRETATION OX20 R/W Global Interrupt Enable Endpoint Interrupt Enable Ox21 R/W USB Endpoint Interrupt Enables Interrupt Vector Ox23 R Pending Interrupt Vector Read/Clear Interrupt Vector Ox23 R Pending Interrupt Vector Read/Clear Imer (LSB) Ox24 R Lower 8 Bits of Free-running Timer (1 MHz) Imer (MSB) Ox25 R Upper 4 Bits of Free-running Timer (1 MHz) Imer (MSB) Ox26 W Watch Dog Timer Clear IP C Control & Status Ox28 R/W IP C Data DAC Interrupt Enable Ox31 W Interrupt Enable for each DAC Pin DAC Interrupt Polarity Ox32 W Interrupt Polarity for each DAC Pin DAC Interrupt Polarity Ox32 W Interrupt Polarity for each DAC Pin USB Device Address B Ox40 R/W USB Device Address B, Endpoint 0 Configuration, or USB Address B, Endpoint 1 Con	EP A0 Counter Register	0x11	R/W	USB Address A, Endpoint 0 Counter	39
EP A1 Mode Register Ox14 R/W USB Address A, Endpoint 1 Configuration EP A2 Counter Register Ox15 R/W USB Address A, Endpoint 2 Counter EP A2 Mode Register Ox16 R/W USB Address A, Endpoint 2 Counter EP A2 Mode Register Ox16 R/W USB Address A, Endpoint 2 Configuration USB Status & Control Ox17 R/W USB Upstream Port Traffic Status and Control Global Interrupt Enable Ox20 R/W USB Upstream Port Traffic Status and Control Global Interrupt Enable Endpoint Interrupt Enables Interrupt Vector Ox21 R/W USB Endpoint Interrupt Enables Interrupt Vector Ox23 R Pending Interrupt Vector Read/Clear Timer (LSB) Ox24 R Lower 8 Bits of Free-running Timer (1 MHz) Timer (MSB) Ox25 R Upper 4 Bits of Free-running Timer (1 MHz) Timer (MSB) Ox26 W Watch Dog Timer Clear PC Control & Status PC Cata Ox29 R/W PC Cata DAC Data Ox29 R/W PAC Data DAC Data DAC Data DAC Data Ox30 R/W DAC Data DAC Interrupt Polarity Ox32 W Interrupt Enable for each DAC Pin DAC Interrupt Polarity Ox38 DAC Interrupt Polarity Ox38 Ox38 R/W USB Device Address B (not used in 5-endpoint mode) EP BO Counter Register Ox41 R/W USB Address B, Endpoint 0 Counter EP BO Mode Register Ox42 R/W USB Address B, Endpoint 1 Configuration, or USB Address B, Endpoint 1 Counter USB Address B, Endpoint 1 Counter USB Address B, Endpoint 1 Configuration, or USB Address A, Endpoint 4 in 5-endpoint mode R/W USB Address B, Endpoint 1 Configuration, or USB Address B, Endpoint 1 Configuration, or USB Address A, Endpoint 4 in 5-endpoint mode R/W USB Address B, Endpoint 1 Configuration, or USB Address B, Endpo	EP A0 Mode Register	0x12	R/W	USB Address A, Endpoint 0 Configuration	38
EP A2 Counter Register 0x15 R/W USB Address A, Endpoint 2 Counter EP A2 Mode Register 0x16 R/W USB Address A, Endpoint 2 Configuration USB Status & Control 0x1F R/W USB Upstream Port Traffic Status and Control Global Interrupt Enable 0x20 R/W Global Interrupt Enable Endpoint Interrupt Enable 0x21 R/W USB Endpoint Interrupt Enable Interrupt Vector 0x23 R Pending Interrupt Vector Read/Clear Interrupt Vector 0x24 R Lower 8 Bits of Free-running Timer (1 MHz) Immer (LSB) 0x24 R Lower 8 Bits of Free-running Timer (1 MHz) Immer (LSB) 0x25 R Upper 4 Bits of Free-running Timer WDT Clear 0x26 W Watch Dog Timer Clear IPC Control & Status 0x28 R/W IPC Data	EP A1 Counter Register	0x13	R/W	USB Address A, Endpoint 1 Counter	39
EP A2 Mode Register 0x16 R/W USB Address A, Endpoint 2 Configuration USB Status & Control 0x1F R/W USB Upstream Port Traffic Status and Control Global Interrupt Enable 0x20 R/W Global Interrupt Enable Endpoint Interrupt Enable 0x21 R/W USB Endpoint Interrupt Enables Interrupt Vector 0x23 R Pending Interrupt Vector Read/Clear Timer (LSB) 0x24 R Lower 8 Bits of Free-running Timer (1 MHz) Timer (MSB) 0x25 R Upper 4 Bits of Free-running Timer (1 MHz) Timer (MSB) 0x26 W Watch Dog Timer Clear I²C Control & Status 0x28 R/W I²C Status and Control I²C Data 0x29 R/W DAC Data DAC Data 0x30 R/W DAC Data DAC Interrupt Polarity 0x32 W Interrupt Enable for each DAC Pin DAC Interrupt Polarity 0x32 W Interrupt Polarity for each DAC Pin USB Device Address B 0x40 R/W USB Device Address B (not used in 5-endpoint mode) EP B0 Counter Register 0x41 R/W USB Address B, Endpoint 0 Configuration, or USB Address A, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Configuration, or USB Address A, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Configuration, or USB Address A, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter	EP A1 Mode Register	0x14	R/W	USB Address A, Endpoint 1 Configuration	39
USB Status & Control 0x1F R/W USB Upstream Port Traffic Status and Control Global Interrupt Enable 0x20 R/W Global Interrupt Enable 1x20 R/W Global Interrupt Enable 1x20 R/W USB Endpoint Interrupt Enable 1x21 R/W USB Endpoint Interrupt Enables 1x22 R/W USB Endpoint Interrupt Enables 1x22 R/W USB Endpoint Interrupt Enables 1x22 R/W USB Endpoint Interrupt Vector Read/Clear 1x22 R/W USB Usper 4 Bits of Free-running Timer (1 MHz) 1x22 R/W USB Clear 1x22 R/W USB Device Address B Ux40 R/W USB Device Address B Ux40 R/W USB Device Address B Ux41 R/W USB Address B, Endpoint 0 Counter 1x22 R/W USB Address B, Endpoint 1 Counter 1x22 R/W USB Address B, E	EP A2 Counter Register	0x15	R/W	USB Address A, Endpoint 2 Counter	39
Global Interrupt Enable Dx20 R/W Global Interrupt Enable Endpoint Interrupt Enable Dx21 R/W USB Endpoint Interrupt Enables Interrupt Vector Dx23 R Pending Interrupt Vector Read/Clear Timer (LSB) Dx24 R Lower 8 Bits of Free-running Timer (1 MHz) Timer (MSB) Dx25 R Upper 4 Bits of Free-running Timer WDT Clear Dx26 W Watch Dog Timer Clear PC Control & Status Dx28 R/W PC Status and Control PC Data Dx29 R/W DAC Data DAC Interrupt Enable Dx31 W Interrupt Enable for each DAC Pin DAC Interrupt Polarity Dx32 W Interrupt Polarity for each DAC Pin DAC Isink Dx38-0x3F W USB Device Address B Dx40 R/W USB Address B, Endpoint 0 Counter EP B0 Mode Register Dx42 R/W USB Address B, Endpoint 1 Counter EP B1 Counter Register Dx44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register Dx44 R/W USB Address B, Endpoint 1 Counter USB Address	EP A2 Mode Register	0x16	R/W	USB Address A, Endpoint 2 Configuration	39
Endpoint Interrupt Enable 0x21 R/W USB Endpoint Interrupt Enables Interrupt Vector 0x23 R Pending Interrupt Vector Read/Clear Timer (LSB) 0x24 R Lower 8 Bits of Free-running Timer (1 MHz) Timer (MSB) 0x25 R Upper 4 Bits of Free-running Timer (1 MHz) Timer (MSB) 0x26 W Watch Dog Timer Clear I²C Control & Status 0x28 R/W I²C Status and Control I²C Data 0x29 R/W I²C Data DAC Data 0x30 R/W DAC Data DAC Interrupt Enable 0x31 W Interrupt Enable for each DAC Pin DAC Interrupt Polarity 0x32 W Interrupt Polarity for each DAC Pin DAC Isink 0x38-0x3F W Input Sink Current Control for each DAC Pin USB Device Address B 0x40 R/W USB Address B (not used in 5-endpoint mode) EP B0 Counter Register 0x41 R/W USB Address B, Endpoint 0 Counter EP B0 Mode Register 0x42 R/W USB Address B, Endpoint 1 Counter EP B1 Counter Register 0x43 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Configuration, or USB Address A, Endpoint 4 in 5-endpoint mode Hub Port Connect Status 0x48 R/W Hub Downstream Port Connect Status Hub Port Speed 0x4A R/W Hub Downstream Port Speed Hub Port Suspend 0x4D R/W Hub Downstream Port Suspend Control Hub Port Resume Status 0x4E R Hub Downstream Port Sesume Status Hub Port Resume Status 0x4F R Hub Downstream Port Sesume Status Hub Port Resume Status 0x4F R Hub Downstream Port Sesume Status Hub Port Resume Status 0x4F R Hub Downstream Ports Resume Status	USB Status & Control	0x1F	R/W	USB Upstream Port Traffic Status and Control	36
Interrupt Vector 0x23 R Pending Interrupt Vector Read/Clear Timer (LSB) 0x24 R Lower 8 Bits of Free-running Timer (1 MHz) Timer (MSB) 0x25 R Upper 4 Bits of Free-running Timer WDT Clear 0x26 W Watch Dog Timer Clear I²C Control & Status 0x28 R/W I²C Status and Control I²C Data 0x29 R/W I²C Data DAC Data 0x30 R/W DAC Data DAC Interrupt Enable 0x31 W Interrupt Enable for each DAC Pin DAC Interrupt Polarity 0x32 W Interrupt Polarity for each DAC Pin USB Device Address B 0x40 R/W USB Address B, Endpoint 0 Counter EP B0 Counter Register 0x41 R/W USB Address B, Endpoint 0 Configuration, or USB Address A, Endpoint 1 Counter EP B1 Counter Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Configuration, or USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Configuration, or USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W Hub Downstream Port Connect Status Hub Port Connect Status 0x48 R/W Hub Downstream Port Connect Status Hub Port Speed 0x4A R/W Hub Downstream Ports Speed Hub Port Control (Ports [4:1]) 0x4B R/W Hub Downstream Ports Speed Hub Port Resume Status 0x4E R Hub Downstream Ports Resume Status Hub Port Resume Status 0x4F R Hub Downstream Ports Resume Status	Global Interrupt Enable	0x20	R/W	Global Interrupt Enable	27
Timer (LSB) Ox24 R Lower 8 Bits of Free-running Timer (1 MHz) Timer (MSB) Ox25 R Upper 4 Bits of Free-running Timer WDT Clear Ox26 W Watch Dog Timer Clear I²C Control & Status Ox28 R/W I²C Status and Control I²C Data Ox29 R/W I²C Data DAC Data Ox30 R/W DAC Data DAC Data Ox31 W Interrupt Enable for each DAC Pin DAC Interrupt Polarity Ox32 W Interrupt Polarity for each DAC Pin DAC Isink Ox38-0x3F W Input Sink Current Control for each DAC Pin USB Device Address B Ox40 R/W USB Device Address B (not used in 5-endpoint mode) EP B0 Counter Register Ox41 R/W USB Address B, Endpoint 0 Counter EP B1 Counter Register Ox42 R/W USB Address B, Endpoint 3 in 5-endpoint mode EP B1 Counter Register Ox43 R/W USB Address B, Endpoint 1 Configuration, or USB Address B, Endpoint 4 in 5-endpoint mode Hub Port Connect Status Ox48 R/W Hub Downstream Port Connect Status Hub Port Speed Ox4A R/W Hub Downstream Port Speed Hub Port Speed Ox4A R/W Hub Downstream Ports Speed Hub Port Suspend Ox4D R/W Hub Downstream Ports Speed Hub Port Resume Status Ox4E R Hub Downstream Ports Resume Status Hub Ports SE0 Status Ox4F R Hub Downstream Ports SE0 Status	Endpoint Interrupt Enable	0x21	R/W	USB Endpoint Interrupt Enables	27
Timer (MSB) 0x25 R Upper 4 Bits of Free-running Timer WDT Clear 0x26 W Watch Dog Timer Clear I²C Control & Status 0x28 R/W I²C Status and Control I²C Data DAC Data DAC Data DAC Interrupt Enable 0x31 W Interrupt Enable for each DAC Pin DAC Interrupt Polarity DAC Isink 0x38-0x3F W USB Device Address B DAC Outer Register DAC Outer Register 0x41 R/W USB Address B, Endpoint 0 Counter EP B0 Mode Register 0x42 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Configuration, or USB Address B, Endpoint 1 Configuration, or USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Configuration, or USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44	Interrupt Vector	0x23	R	Pending Interrupt Vector Read/Clear	29
WDT Clear Valor Watch Dog Timer Clear	Timer (LSB)	0x24	R	Lower 8 Bits of Free-running Timer (1 MHz)	22
I ² C Control & Status 0x28 R/W I ² C Status and Control 1 ² C Data 0x29 R/W I ² C Data 0x29 R/W I ² C Data DAC Data 0x30 R/W DAC Data DAC Data DAC Interrupt Enable 0x31 W Interrupt Enable for each DAC Pin DAC Interrupt Polarity 0x32 W Interrupt Polarity for each DAC Pin DAC Isink 0x38-0x3F W USB Device Address B 0x40 R/W USB Device Address B (not used in 5-endpoint mode) EP B0 Counter Register 0x41 R/W USB Address B, Endpoint 0 Configuration, or USB Address A, Endpoint 3 in 5-endpoint mode EP B1 Counter Register 0x43 R/W USB Address B, Endpoint 1 Configuration, or USB Address B, Endpoint 1 Co	Timer (MSB)	0x25	R	Upper 4 Bits of Free-running Timer	22
I²C Data 0x29 R/W I²C Data DAC Data 0x30 R/W DAC Data DAC Interrupt Enable 0x31 W Interrupt Enable for each DAC Pin DAC Interrupt Polarity 0x32 W Interrupt Polarity for each DAC Pin DAC Isink 0x38-0x3F W Input Sink Current Control for each DAC Pin USB Device Address B 0x40 R/W USB Device Address B (not used in 5-endpoint mode) EP B0 Counter Register 0x41 R/W USB Address B, Endpoint 0 Counter EP B0 Mode Register 0x42 R/W USB Address B, Endpoint 1 Configuration, or USB Address A, Endpoint 3 in 5-endpoint mode EP B1 Counter Register 0x43 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Configuration, or USB Address A, Endpoint 4 in 5-endpoint mode Hub Port Connect Status 0x48 R/W Hub Downstream Port Connect Status Hub Port Enable 0x49 R/W Hub Downstream Ports Enable Hub Port Control (Ports [4:1]) 0x4B R/W Hub Downstream Ports Control Hub Port Resume Status 0x4D R/W Hub Downstream Ports Res	WDT Clear	0x26	W	Watch Dog Timer Clear	17
DAC Data DAC Interrupt Enable DAC Interrupt Enable DAC Interrupt Enable DAC Interrupt Polarity DAC Interrupt Polarity DAC Interrupt Polarity DAC Interrupt Polarity DAC Isink DAC Isink DAC Isink DAC Isink DAC Data DAC Isink DAC Data Interrupt Enable For each DAC Pin Input Sink Current Control for each DAC Pin Isink DAC Isink DAC Data DAC Data DAC Data DAC Interrupt Enable For each DAC Pin Input Sink Current Control of each DAC Pin DAC Isink DAC Isink DAC Isink DAC Isink DAC Data DAC Data DAC Pin DAC Isink DAC Data DAC Interrupt Enable For each DAC Pin Interrupt Enable Address B, Induction of Use Address B, Indupoint Occurrent Isin S-endpoint mode DAC Isink DAC Isink DAC Isink DAC Isink DAC Data DAC Interrupt Enable Port Sand DAC Pin Interrupt Enable Address B, Indupoint Occurrent Isin S-endpoint mode DAC Isink DAC Isink Interrupt Enable Address B, Endpoint Occurrent Isin S-endpoint mode DAC Isink DAC Isink Interrupt Enable Address B, Endpoint Occurrent Isin S-endpoint mode DAC Isink Isin Sand DAC Isin S-endpoint occurrent Isin S-endpoint occurrent Isin S-endpoint occurrent Isin S-endpoint Isin S-en	I ² C Control & Status	0x28	R/W	I ² C Status and Control	24
DAC Interrupt Enable 0x31 W Interrupt Enable for each DAC Pin DAC Interrupt Polarity 0x32 W Interrupt Polarity for each DAC Pin DAC Isink 0x38-0x3F W Input Sink Current Control for each DAC Pin USB Device Address B 0x40 R/W USB Device Address B (not used in 5-endpoint mode) EP B0 Counter Register 0x41 R/W USB Address B, Endpoint 0 Counter EP B0 Mode Register 0x42 R/W USB Address B, Endpoint 0 Configuration, or USB Address A, Endpoint 3 in 5-endpoint mode EP B1 Counter Register 0x43 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Configuration, or USB Address A, Endpoint 4 in 5-endpoint mode Hub Port Connect Status 0x48 R/W Hub Downstream Port Connect Status Hub Port Enable 0x49 R/W Hub Downstream Ports Enable Hub Port Speed 0x4A R/W Hub Downstream Ports Speed Hub Port Control (Ports [4:1]) 0x4B R/W Hub Downstream Ports Suspend Control Hub Port Resume Status 0x4E R Hub Downstream Ports Resume Status Hub Ports SE0 Status 0x4F R Hub Downstream Ports SE0 Status	I ² C Data	0x29	R/W	I ² C Data	24
DAC Interrupt Polarity DAC Isink Input Sink Current Control Is each DAC Pin DAC Isink Input Sink Current Control Is each DAC Pin DAC Isink DAC Isink Input Sink Current Control Is each DAC Pin DAC Isink Input Sink Current Control Is each DAC Pin DAC Isink Input Sink Current Control Is each DAC Pin DAC Isink Input Sink Current Control Is each DAC Pin DAC Isink Input Sink Current Control Is each DAC Pin DAC Isink Input Sink Current Control Is each DAC Pin DAC Isink Is put Sink Current Control Is each DAC Pin DAC Isink Input Sink Current Control Is each DAC Pin DAC Isink Is put Sink Current Control Is each DAC Pin DAC Isink Is put Sink Current Control Is each DAC Pin DAC Is put Sink Current Control Is each DAC Pin DAC Is put Sink Current Control Is each DAC Pin DAC Is put Sink Current Control Is each DAC Pin DAC Is put Sink Current Control Is each DAC Pin DAC Is put Sink Current Control Is each DAC Pin DAC Is put Sink Current Control Is each DAC Pin DAC Is put Sink Current Control Is each DAC Pin DAC Is put Sink Current Control Is each DAC Pin DAC Is put Sink Current Control Is each DAC Pin DAC Is put Sink Current Control Is each DAC Pin DAC Is put Sink Current Control Is each DAC Pin DAC Is put Sink Current Control Is each DAC Pin DAC Is put Sink Current Control Is each DAC Pin DAC Is put Sink Current Control Is each DAC Pin DAC Is put Sink Current Control Is each DAC Pi	DAC Data	0x30	R/W	DAC Data	21
DAC Isink Ox38-0x3F W Input Sink Current Control for each DAC Pin USB Device Address B Ox40 R/W USB Device Address B (not used in 5-endpoint mode) EP B0 Counter Register Ox41 R/W USB Address B, Endpoint 0 Counter EP B0 Mode Register Ox42 R/W USB Address B, Endpoint 0 Configuration, or USB Address A, Endpoint 3 in 5-endpoint mode EP B1 Counter Register Ox43 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register Ox44 R/W USB Address B, Endpoint 1 Counter USB Address B, Endpoint 1 Configuration, or USB Address B, Endpoint 1 Configuration, or USB Address A, Endpoint 4 in 5-endpoint mode Hub Port Connect Status Ox48 R/W Hub Downstream Port Connect Status Hub Port Enable Ox49 R/W Hub Downstream Ports Enable Hub Port Speed Ox4A R/W Hub Downstream Ports Speed Hub Port Control (Ports [4:1]) Ox4B R/W Hub Downstream Ports Control Hub Port Resume Status Ox4E R Hub Downstream Ports Resume Status Hub Ports SE0 Status Ox4F R Hub Downstream Ports SE0 Status	DAC Interrupt Enable	0x31	W	Interrupt Enable for each DAC Pin	22
USB Device Address B 0x40 R/W USB Device Address B (not used in 5-endpoint mode) EP B0 Counter Register 0x41 R/W USB Address B, Endpoint 0 Counter EP B0 Mode Register 0x42 R/W USB Address B, Endpoint 0 Configuration, or USB Address A, Endpoint 3 in 5-endpoint mode EP B1 Counter Register 0x43 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Configuration, or USB Address B, Endpoint 1 Configuration, or USB Address A, Endpoint 4 in 5-endpoint mode Hub Port Connect Status 0x48 R/W Hub Downstream Port Connect Status Hub Port Enable 0x49 R/W Hub Downstream Ports Enable Hub Port Speed 0x4A R/W Hub Downstream Ports Speed Hub Port Control (Ports [4:1]) 0x4B R/W Hub Downstream Ports Control Hub Port Resume Status 0x4F R Hub Downstream Ports Resume Status Hub Downstream Ports SE0 Status	DAC Interrupt Polarity	0x32	W	Interrupt Polarity for each DAC Pin	22
EP B0 Counter Register 0x41 R/W USB Address B, Endpoint 0 Counter R/W USB Address B, Endpoint 0 Configuration, or USB Address A, Endpoint 3 in 5-endpoint mode EP B1 Counter Register 0x43 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Counter USB Address B, Endpoint 1 Configuration, or USB Address A, Endpoint 4 in 5-endpoint mode Hub Port Connect Status 0x48 R/W Hub Downstream Port Connect Status Hub Port Enable 0x49 R/W Hub Downstream Ports Enable Hub Port Speed 0x4A R/W Hub Downstream Ports Speed Hub Port Control (Ports [4:1]) 0x4B R/W Hub Downstream Ports Control Hub Port Resume Status 0x4F R Hub Downstream Ports Resume Status Hub Downstream Ports Resume Status Hub Downstream Ports Seo Status	DAC Isink	0x38-0x3F	W	Input Sink Current Control for each DAC Pin	21
EP B0 Mode Register 0x42 R/W USB Address B, Endpoint 0 Configuration, or USB Address A, Endpoint 3 in 5-endpoint mode EP B1 Counter Register 0x43 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Configuration, or USB Address B, Endpoint 1 Configuration, or USB Address A, Endpoint 4 in 5-endpoint mode Hub Port Connect Status 0x48 R/W Hub Downstream Port Connect Status Hub Port Enable Hub Port Speed 0x49 R/W Hub Downstream Ports Enable Hub Port Speed 0x4A R/W Hub Downstream Ports Speed Hub Port Control (Ports [4:1]) 0x4B R/W Hub Downstream Ports Control Hub Port Suspend 0x4D R/W Hub Downstream Port Suspend Control Hub Port Resume Status 0x4F R Hub Downstream Ports Resume Status Hub Downstream Ports SE0 Status	USB Device Address B	0x40	R/W	USB Device Address B (not used in 5-endpoint mode	
USB Address A, Endpoint 3 in 5-endpoint mode EP B1 Counter Register 0x43 R/W USB Address B, Endpoint 1 Counter EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Configuration, or USB Address A, Endpoint 4 in 5-endpoint mode Hub Port Connect Status 0x48 R/W Hub Downstream Port Connect Status Hub Port Enable 0x49 R/W Hub Downstream Ports Enable Hub Port Speed 0x4A R/W Hub Downstream Ports Speed Hub Port Control (Ports [4:1]) 0x4B R/W Hub Downstream Ports Control Hub Port Suspend 0x4D R/W Hub Downstream Port Suspend Control Hub Port Resume Status 0x4F R Hub Downstream Ports Resume Status Hub Downstream Ports SE0 Status	EP B0 Counter Register	0x41	R/W	USB Address B, Endpoint 0 Counter	39
EP B1 Mode Register 0x44 R/W USB Address B, Endpoint 1 Configuration, or USB Address A, Endpoint 4 in 5-endpoint mode Hub Port Connect Status 0x48 R/W Hub Downstream Port Connect Status Hub Port Enable 0x49 R/W Hub Downstream Ports Enable Hub Port Speed 0x4A R/W Hub Downstream Ports Speed Hub Port Control (Ports [4:1]) 0x4B R/W Hub Downstream Ports Control Hub Port Suspend 0x4D R/W Hub Downstream Port Suspend Control Hub Port Resume Status 0x4E R Hub Downstream Ports Resume Status Hub Ports SE0 Status 0x4F R Hub Downstream Ports SE0 Status	EP B0 Mode Register	0x42	R/W		38
Hub Port Connect Status Ox48 R/W Hub Downstream Port Connect Status Hub Port Enable Ox49 R/W Hub Downstream Ports Enable Hub Port Speed Ox4A R/W Hub Downstream Ports Speed Hub Port Control (Ports [4:1]) Ox4B R/W Hub Downstream Ports Control Hub Port Suspend Ox4D R/W Hub Downstream Port Suspend Control Hub Port Resume Status Ox4E R Hub Downstream Ports Resume Status Hub Ports SE0 Status	EP B1 Counter Register	0x43	R/W	USB Address B, Endpoint 1 Counter	39
Hub Port Enable0x49R/WHub Downstream Ports EnableHub Port Speed0x4AR/WHub Downstream Ports SpeedHub Port Control (Ports [4:1])0x4BR/WHub Downstream Ports ControlHub Port Suspend0x4DR/WHub Downstream Port Suspend ControlHub Port Resume Status0x4ERHub Downstream Ports Resume StatusHub Ports SE0 Status0x4FRHub Downstream Ports SE0 Status	EP B1 Mode Register	0x44	R/W		39
Hub Port Speed 0x4A R/W Hub Downstream Ports Speed Hub Port Control (Ports [4:1]) 0x4B R/W Hub Downstream Ports Control Hub Port Suspend 0x4D R/W Hub Downstream Port Suspend Control Hub Port Resume Status 0x4E R Hub Downstream Ports Resume Status Hub Ports SE0 Status 0x4F R Hub Downstream Ports SE0 Status	Hub Port Connect Status	0x48	R/W	Hub Downstream Port Connect Status	33
Hub Port Control (Ports [4:1]) 0x4B R/W Hub Downstream Ports Control Hub Port Suspend 0x4D R/W Hub Downstream Port Suspend Control Hub Port Resume Status 0x4E R Hub Downstream Ports Resume Status Hub Ports SE0 Status 0x4F R Hub Downstream Ports SE0 Status	Hub Port Enable	0x49	R/W	Hub Downstream Ports Enable	34
Hub Port Suspend 0x4D R/W Hub Downstream Port Suspend Control Hub Port Resume Status 0x4E R Hub Downstream Ports Resume Status Hub Ports SE0 Status 0x4F R Hub Downstream Ports SE0 Status	Hub Port Speed	0x4A	R/W	Hub Downstream Ports Speed	34
Hub Port Resume Status 0x4E R Hub Downstream Ports Resume Status Hub Ports SE0 Status 0x4F R Hub Downstream Ports SE0 Status	Hub Port Control (Ports [4:1])	0x4B	R/W	Hub Downstream Ports Control	34
Hub Ports SE0 Status 0x4F R Hub Downstream Ports SE0 Status	Hub Port Suspend	0x4D	R/W	Hub Downstream Port Suspend Control	36
	Hub Port Resume Status	0x4E	R	Hub Downstream Ports Resume Status	36
Hub Ports Data 0x50 R Hub Downstream Ports Differential data	Hub Ports SE0 Status	0x4F	R	Hub Downstream Ports SE0 Status	
	Hub Ports Data	0x50	R	Hub Downstream Ports Differential data	
Hub Downstream Force Low 0x51 R/W Hub Downstream Ports Force LOW	Hub Downstream Force Low	0x51	R/W	Hub Downstream Ports Force LOW	35
Processor Status & Control 0xFF R/W Microprocessor Status and Control Register	Processor Status & Control	0xFF	R/W	Microprocessor Status and Control Register	26



4.3 Instruction Set Summary

Refer to the CYASM Assembler User's Guide for more details.

Table 4-3. Instruction Set Summary

MNEMONIC	operand	opcode	cycles	MNEMONIC	operand	opcode	cycles
HALT		00	7	NOP		20	4
ADD A,expr	data	01	4	INC A	acc	21	4
ADD A,[expr]	direct	02	6	INC X	х	22	4
ADD A,[X+expr]	index	03	7	INC [expr]	direct	23	7
ADC A,expr	data	04	4	INC [X+expr]	index	24	8
ADC A,[expr]	direct	05	6	DEC A	acc	25	4
ADC A,[X+expr]	index	06	7	DEC X	х	26	4
SUB A,expr	data	07	4	DEC [expr]	direct	27	7
SUB A,[expr]	direct	08	6	DEC [X+expr]	index	28	8
SUB A,[X+expr]	index	09	7	IORD expr	address	29	5
SBB A,expr	data	0A	4	IOWR expr	address	2A	5
SBB A,[expr]	direct	0B	6	POP A		2B	4
SBB A,[X+expr]	index	0C	7	POP X		2C	4
OR A,expr	data	0D	4	PUSH A		2D	5
OR A,[expr]	direct	0E	6	PUSH X		2E	5
OR A,[X+expr]	index	0F	7	SWAP A,X		2F	5
AND A,expr	data	10	4	SWAP A,DSP		30	5
AND A,[expr]	direct	11	6	MOV [expr],A	direct	31	5
AND A,[X+expr]	index	12	7	MOV [X+expr],A	index	32	6
XOR A,expr	data	13	4	OR [expr],A	direct	33	7
XOR A,[expr]	direct	14	6	OR [X+expr],A	index	34	8
XOR A,[X+expr]	index	15	7	AND [expr],A	direct	35	7
CMP A,expr	data	16	5	AND [X+expr],A	index	36	8
CMP A,[expr]	direct	17	7	XOR [expr],A	direct	37	7
CMP A,[X+expr]	index	18	8	XOR [X+expr],A	index	38	8
MOV A,expr	data	19	4	IOWX [X+expr]	index	39	6
MOV A,[expr]	direct	1A	5	CPL		3A	4
MOV A,[X+expr]	index	1B	6	ASL		3B	4
MOV X,expr	data	1C	4	ASR		3C	4
MOV X,[expr]	direct	1D	5	RLC		3D	4
reserved		1E		RRC		3E	4
XPAGE		1F	4	RET		3F	8
MOV A,X		40	4	DI		70	4
MOV X,A		41	4	EI		72	4
MOV PSP,A		60	4	RETI		73	8
CALL	addr	50 - 5F	10	JC	addr	C0-CF	5
JMP	addr	80-8F	5	JNC	addr	D0-DF	5
CALL	addr	90-9F	10	JACC	addr	E0-EF	7
JZ	addr	A0-AF	5	INDEX	addr	F0-FF	14
JNZ	addr	B0-BF	5				



5.0 Programming Model

5.1 14-Bit Program Counter (PC)

The 14-bit Program Counter (PC) allows access to up to 8 KB of PROM available with the CY7C66x13 architecture. The top 32 bytes of the ROM in the 8K part are reserved for testing purposes. The program counter is cleared during reset, such that the first instruction executed after a reset is at address 0x0000h. Typically, this is a jump instruction to a reset handler that initializes the application (see Interrupt Vectors on page 28).

The lower eight bits of the program counter are incremented as instructions are loaded and executed. The upper six bits of the program counter are incremented by executing an XPAGE instruction. As a result, the last instruction executed within a 256-byte "page" of sequential code should be an XPAGE instruction. The assembler directive "XPAGEON" causes the assembler to insert XPAGE instructions automatically. Because instructions can be either one or two bytes long, the assembler may occasionally need to insert a NOP followed by an XPAGE to execute correctly.

The address of the next instruction to be executed, the carry flag, and the zero flag are saved as two bytes on the program stack during an interrupt acknowledge or a CALL instruction. The program counter, carry flag, and zero flag are restored from the program stack during a RETI instruction. Only the program counter is restored during a RET instruction.

The program counter cannot be accessed directly by the firmware. The program stack can be examined by reading SRAM from location 0x00 and up.



5.1.1 Program Memory Organization




Figure 5-1. Program Memory Space with Interrupt Vector Table

5.2 8-Bit Accumulator (A)

The accumulator is the general-purpose register for the microcontroller.

5.3 8-Bit Temporary Register (X)

The "X" register is available to the firmware for temporary storage of intermediate results. The microcontroller can perform indexed operations based on the value in X. Refer to Section 5.6.3 for additional information.



5.4 8-Bit Program Stack Pointer (PSP)

During a reset, the Program Stack Pointer (PSP) is set to 0x00 and "grows" upward from this address. The PSP may be set by firmware, using the MOV PSP,A instruction. The PSP supports interrupt service under hardware control and CALL, RET, and RETI instructions under firmware control. The PSP is not readable by the firmware.

During an interrupt acknowledge, interrupts are disabled and the 14-bit program counter, carry flag, and zero flag are written as two bytes of data memory. The first byte is stored in the memory addressed by the PSP, then the PSP is incremented. The second byte is stored in memory addressed by the PSP, and the PSP is incremented again. The overall effect is to store the program counter and flags on the program "stack" and increment the PSP by two.


The Return From Interrupt (RETI) instruction decrements the PSP, then restores the second byte from memory addressed by the PSP. The PSP is decremented again and the first byte is restored from memory addressed by the PSP. After the program counter and flags have been restored from stack, the interrupts are enabled. The overall effect is to restore the program counter and flags from the program stack, decrement the PSP by two, and re-enable interrupts.

The Call Subroutine (CALL) instruction stores the program counter and flags on the program stack and increments the PSP by two.

The Return From Subroutine (RET) instruction restores the program counter but not the flags from the program stack and decrements the PSP by two.

5.4.1 Data Memory Organization

The CY7C66x13 microcontrollers provide 256 bytes of data RAM. Normally, the SRAM is partitioned into four areas: program stack, user variables, data stack, and USB endpoint FIFOs. The following is one example of where the program stack, data stack, and user variables areas could be located.



5.5 8-Bit Data Stack Pointer (DSP)

The Data Stack Pointer (DSP) supports PUSH and POP instructions that use the data stack for temporary storage. A PUSH instruction pre-decrements the DSP, then writes data to the memory location addressed by the DSP. A POP instruction reads data from the memory location addressed by the DSP, then post-increments the DSP.

During a reset, the DSP is reset to 0x00. A PUSH instruction when DSP equals 0x00 writes data at the top of the data RAM (address 0xFF). This writes data to the memory area reserved for USB endpoint FIFOs. Therefore, the DSP should be indexed at an appropriate memory location that does not compromise the Program Stack, user-defined memory (variables), or the USB endpoint FIFOs.

For USB applications, the firmware should set the DSP to an appropriate location to avoid a memory conflict with RAM dedicated to USB FIFOs. The memory requirements for the USB endpoints are described in Section 19.2. Example assembly instructions to do this with two device addresses (FIFOs begin at 0xD8) are shown below:

MOV A,20h ; Move 20 hex into Accumulator (must be D8h or less)

SWAP A,DSP; swap accumulator value into DSP register

Notes:

1. Refer to Section 5.5 for a description of DSP.

2. Endpoint sizes are fixed by the Endpoint Size Bit (I/O register 0x1F, Bit 7), see *Table 19-1*.



5.6 Address Modes

The CY7C66013 and CY7C66113 microcontrollers support three addressing modes for instructions that require data operands: data, direct, and indexed.

5.6.1 Data (Immediate)

"Data" address mode refers to a data operand that is actually a constant encoded in the instruction. As an example, consider the instruction that loads A with the constant 0xD8:

MOV A.0D8h

This instruction requires two bytes of code where the first byte identifies the "MOV A" instruction with a data operand as the second byte. The second byte of the instruction is the constant "0xD8". A constant may be referred to by name if a prior "EQU" statement assigns the constant value to the name. For example, the following code is equivalent to the example shown above:

- DSPINIT: EQU 0D8h
- MOV A,DSPINIT

5.6.2 Direct

"Direct" address mode is used when the data operand is a variable stored in SRAM. In that case, the one byte address of the variable is encoded in the instruction. As an example, consider an instruction that loads A with the contents of memory address location 0x10:

MOV A,[10h]

Normally, variable names are assigned to variable addresses using "EQU" statements to improve the readability of the assembler source code. As an example, the following code is equivalent to the example shown above:

- buttons: EQU 10h
- MOV A,[buttons]

5.6.3 Indexed

"Indexed" address mode allows the firmware to manipulate arrays of data stored in SRAM. The address of the data operand is the sum of a constant encoded in the instruction and the contents of the "X" register. Normally, the constant is the "base" address of an array of data and the X register contains an index that indicates which element of the array is actually addressed:

- arrav: EQU 10h
- MOV X,3
- MOV A,[X+array]

This would have the effect of loading A with the fourth element of the SRAM "array" that begins at address 0x10. The fourth element would be at address 0x13.

6.0 Clocking




Figure 6-1. Clock Oscillator On-Chip Circuit

The XTALIN and XTALOUT are the clock pins to the microcontroller. The user can connect an external oscillator or a crystal to these pins. When using an external crystal, keep PCB traces between the chip leads and crystal as short as possible (less than 2 cm). A 6-MHz fundamental frequency parallel resonant crystal can be connected to these pins to provide a reference frequency for the internal PLL. The two internal 30-pF load caps appear in series to the external crystal and would be equivalent to a 15-pF load. Therefore, the crystal must have a required load capacitance of about 15–18 pF. A ceramic resonator does not allow the microcontroller to meet the timing specifications of full speed USB and therefore a ceramic resonator is not recommended with these parts.

An external 6-MHz clock can be applied to the XTALIN pin if the XTALOUT pin is left open. Grounding the XTALOUT pin when driving XTALIN with an oscillator does not work because the internal clock is effectively shorted to ground.



7.0 Reset

The CY7C66x13 supports two resets: Power-On Reset (POR) and a Watch Dog Reset (WDR). Each of these resets causes:

- all registers to be restored to their default states,
- the USB Device Addresses to be set to 0,
- all interrupts to be disabled,
- the PSP and Data Stack Pointer (DSP) to be set to memory address 0x00.

The occurrence of a reset is recorded in the Processor Status and Control Register, as described in Section 15.0. Bits 4 and 6 are used to record the occurrence of POR and WDR respectively. Firmware can interrogate these bits to determine the cause of a reset.

Program execution starts at ROM address 0x0000 after a reset. Although this looks like interrupt vector 0, there is an important difference. Reset processing does NOT push the program counter, carry flag, and zero flag onto program stack. The firmware reset handler should configure the hardware before the "main" loop of code. Attempting to execute a RET or RETI in the firmware reset handler causes unpredictable execution results.

7.1 Power-On Reset (POR)

When V_{CC} is first applied to the chip, the Power-On Reset (POR) signal is asserted and the CY7C66x13 enters a "semi-suspend" state. During the semi-suspend state, which is different from the suspend state defined in the USB specification, the oscillator and all other blocks of the part are functional, except for the CPU. This semi-suspend time ensures that both a valid V_{CC} level is reached and that the internal PLL has time to stabilize before full operation begins. When the V_{CC} has risen above approximately 2.5V, and the oscillator is stable, the POR is deasserted and the on-chip timer starts counting. The first 1 ms of suspend time is not interruptible, and the semi-suspend state continues for an additional 95 ms unless the count is bypassed by a USB Bus Reset on the upstream port. The 95 ms provides time for V_{CC} to stabilize at a valid operating voltage before the chip executes code.

If a USB Bus Reset occurs on the upstream port during the 95 ms semi-suspend time, the semi-suspend state is aborted and program execution begins immediately from address 0x0000. In this case, the Bus Reset interrupt is pending but not serviced until firmware sets the USB Bus Reset Interrupt Enable bit (bit 0 of register 0x20) and enables interrupts with the El command.

The POR signal is asserted whenever V_{CC} drops below approximately 2.5V, and remains asserted until V_{CC} rises above this level again. Behavior is the same as described above.

7.2 Watch Dog Reset (WDR)

The Watch Dog Timer Reset (WDR) occurs when the internal Watch Dog Timer rolls over. Writing any value to the write-only Watch Dog Restart Register at address 0x26 clears the timer. The timer rolls over and WDR occurs if it is not cleared within t_{WATCH} (8 ms minimum) of the last clear. Bit 6 of the Processor Status and Control Register is set to record this event (the register contents are set to 010X0001 by the WDR). A Watch Dog Timer Reset lasts for 2 ms, after which the microcontroller begins execution at ROM address 0x0000.




Figure 7-1. Watch Dog Reset (WDR)

The USB transmitter is disabled by a Watch Dog Reset because the USB Device Address Registers are cleared (see Section 19.1). Otherwise, the USB Controller would respond to all address 0 transactions.

It is possible for the WDR bit of the Processor Status and Control Register (0xFF) to be set following a POR event. If a firmware interrogates the Processor Status and Control Register for a set condition on the WDR bit, the WDR bit should be ignored if the POR (bit 3 of register 0xFF) bit is set.



8.0 Suspend Mode

The CY7C66x13 can be placed into a low-power state by setting the Suspend bit of the Processor Status and Control register. All logic blocks in the device are turned off except the GPIO interrupt logic and the USB receiver. The clock oscillator and PLL, as well as the free-running and watch dog timers, are shut down. Only the occurrence of an enabled GPIO interrupt or non-idle bus activity at a USB upstream or downstream port wakes the part from suspend. The Run bit in the Processor Status and Control Register must be set to resume a part out of suspend.

The clock oscillator restarts immediately after exiting suspend mode. The microcontroller returns to a fully functional state 1 ms after the oscillator is stable. The microcontroller executes the instruction following the I/O write that placed the device into suspend mode before servicing any interrupt requests.

The GPIO interrupt allows the controller to wake-up periodically and poll system components while maintaining a very low average power consumption. To achieve the lowest possible current during suspend mode, all I/O should be held at V_{CC} or Gnd. This also applies to internal port pins that may not be bonded in a particular package.

Typical code for entering suspend is shown below:

... ; All GPIO set to low-power state (no floating pins) ... ; Enable GPIO interrupts if desired for wake-up

mov a, 09h ; Set suspend and run bits

iowr FFh ; Write to Status and Control Register - Enter suspend, wait for USB activity (or GPIO Interrupt)

nop ; This executes before any ISR

... ; Remaining code for exiting suspend routine

9.0 General-Purpose I/O (GPIO) Ports




Figure 9-1. Block Diagram of a GPIO Pin

There are up to 31 GPIO pins (P0[7:0], P1[7:0], P2[7:0], and P3[6:0]) for the hardware interface. The number of GPIO pins changes based on the package type of the chip. Each port can be configured as inputs with internal pull-ups, open drain outputs, or traditional CMOS outputs. Port 3 offers a higher current drive, with typical current sink capability of 12 mA. The data for each GPIO port is accessible through the data registers. Port data registers are shown in *Figure 9-2* through *Figure 9-5*, and are set to 1 on reset.



7	6	5	4	3	2	1	0
P0[7]	P0[6]	P0[5]	P0[4]	P0[3]	P0[2]	P0[1]	P0[0]

Figure 9-2. Port 0 Data 0x00 (read/write)

7	6	5	4	3	2	1	0
P1[7]	P1[6]	P1[5]	P1[4]	P1[3]	P1[2]	P1[1]	P1[0]

Figure 9-3. Port 1 Data 0x01 (read/write)

7	6	5	4	3	2	1	0
P2[7]	P2[6]	P2[5]	P2[4]	P2[3]	P2[2]	P2[1]	P2[0]

Figure 9-4. Port 2 Data 0x02 (read/write)

7	6	5	4	3	2	1	0
P3[7] (see text)	P3[6]	P3[5]	P3[4]	P3[3]	P3[2]	P3[1]	P3[0]

Figure 9-5. Port 3 Data 0x03 (read/write)

Special care should be taken with any unused GPIO data bits. An unused GPIO data bit, either a pin on the chip or a port bit that is not bonded on a particular package, must not be left floating when the device enters the suspend state. If a GPIO data bit is left floating, the leakage current caused by the floating bit may violate the suspend current limitation specified by the USB specifications. If a '1' is written to the unused data bit and the port is configured with open drain outputs, the unused data bit remains in an indeterminate state. Therefore, if an unused port bit is programmed in open-drain mode, it must be written with a '0.' Notice that the CY7C66013 always requires that P3[7:5] be written with a '0.' When the CY7C66113 is used the P3[7] should be written with a '0.'

In normal non-HAPI mode, reads from a GPIO port always return the present state of the voltage at the pin, independent of the settings in the Port Data Registers. If HAPI mode is activated for a port, reads of that port return latched data as controlled by the HAPI signals (see Section 14.0). During reset, all of the GPIO pins are set to a high impedance input state ('1' in open drain mode). Writing a '0' to a GPIO pin drives the pin LOW. In this state, a '0' is always read on that GPIO pin unless an external source overdrives the internal pull-down device.

9.1 **GPIO Configuration Port**

Every GPIO port can be programmed as inputs with internal pull-ups, open drain outputs, and traditional CMOS outputs. In addition, the interrupt polarity for each port can be programmed. With positive interrupt polarity, a rising edge ('0' to '1') on an input pin causes an interrupt. With negative polarity, a falling edge ('1' to '0') on an input pin causes an interrupt. As shown in the table below, when a GPIO port is configured with CMOS outputs, interrupts from that port are disabled. The GPIO Configuration Port register provides two bits per port to program these features. The possible port configurations are detailed in *Table 9-1*:

Table 9-1. Port Configurations

Port Configuration bits	Pin Interrupt Bit	Driver Mode	Interrupt Polarity
11	0	Resistive	Disabled
	1	Resistive	-
10	0	CMOS Output	Disabled
	1	Open Drain	Disabled
01	0	Open Drain	Disabled
	1	Open Drain	-
00 0		Open Drain	Disabled (Default Condition)
(Reset State)	1	Open Drain	+

In "Resistive" mode, a $14-k\Omega$ pull-up resistor is conditionally enabled for all pins of a GPIO port. An I/O pin is driven HIGH through a $14-k\Omega$ pull-up resistor when a '1' has been written to the pin. The output pin is driven LOW with the pull-up disabled when a '0' has been written to the pin. An I/O pin that has been written as a '1' can be used as an input pin with the integrated $14-k\Omega$ pull-up resistor. Resistive mode selects a negative (falling edge) interrupt polarity on all pins that have the GPIO interrupt enabled.



In "CMOS" mode, all pins of the GPIO port are outputs that are actively driven. A CMOS port is not a possible source for interrupts.

In "Open Drain" mode, the internal pull-up resistor and CMOS driver (HIGH) are both disabled. An open drain I/O pin that has been written as a '1' can be used as an input or an open drain output. An I/O pin that has been written as a '0' drives the output low. The interrupt polarity for an open drain GPIO port can be selected as positive (rising edge) or negative (falling edge).

During reset, all of the bits in the GPIO Configuration Register are written with '0' to select Open Drain output for all GPIO ports as the default configuration.

7	6	5	4	3	2	1	0
Port 3	Port 3	Port 2	Port 2	Port 1	Port 1	Port 0	Port 0
Config Bit 1	Config Bit 0						

Figure 9-6. GPIO Configuration Register 0x08 (read/write)

9.2 GPIO Interrupt Enable Ports

Each GPIO pin can be individually enabled or disabled as an interrupt source. The Port 0–3 Interrupt Enable registers provide this feature with an interrupt enable bit for each GPIO pin. When HAPI mode (discussed in Section 14.0) is enabled the GPIO interrupts are blocked, including ports not used by HAPI, so GPIO pins cannot be used as interrupt sources.

During a reset, GPIO interrupts are disabled by clearing all of the GPIO interrupt enable ports. Writing a '1' to a GPIO Interrupt Enable bit enables GPIO interrupts from the corresponding input pin. All GPIO pins share a common interrupt, as discussed in Section 16.8.

7	6	5	4	3	2	1	0
P0[7]	P0[6]	P0[5]	P0[4]	P0[3]	P0[2]	P0[1]	P0[0]
		Figure 9-7.	Port 0 Interrup	t Enable 0x04	(write only)	1	
7	6	5	4	3	2	1	0
P1[7]	P1[6]	P1[5]	P1[4]	P1[3]	P1[2]	P1[1]	P1[0]
	•	Figure 9-8.	Port 1 Interrup	t Enable 0x05	(write only)	1	
7	6	5	4	3	2	1	0
P2[7]	P2[6]	P2[5]	P2[4]	P2[3]	P2[2]	P2[1]	P2[0]
	ı	Figure 9-9.	Port 2 Interrup	ot Enable 0x06	write only)	<u> </u>	I

Figure 9-10. Port 3 Interrupt Enable 0x07 (write only)

P3[4]

3

P3[3]

2

P3[2]

P3[1]

7

reserved -

set to zero

6

P3[6]

P3[5]

0

P3[0]



10.0 DAC Port




Figure 10-1. Block Diagram of a DAC Pin

The CY7C66113 features a Digital to Analog Conversion (DAC) port which has programmable current sink on each I/O pin. Writing a '1' to a DAC I/O pin disables the output current sink (Isink DAC) and drives the I/O pin HIGH through an integrated 14-k Ω resistor. When a '0' is written to a DAC I/O pin, the Isink DAC is enabled and the pull-up resistor is disabled. This causes the Isink DAC to sink current to drive the output LOW. The amount of sink current for the DAC I/O pin is programmable over 16 values based on the contents of the DAC Isink Register for that output pin. DAC[1:0] are high current outputs that are programmable from 3.2 mA to 16 mA (typical). DAC[7:2] are low current outputs, programmable from 0.2 mA to 1.0 mA (typical).

When the suspend bit in Processor Status and Control Register (0xFF) is set, the Isink DAC block of the DAC circuitry is disabled. Special care should be taken when the CY7C64x13 device is placed in the suspend. The DAC Port Data Register(0x30) should normally be loaded with all '1's (0xFF) before setting the suspend bit. If any of the DAC bits are set to '0' when the device is suspended, that DAC input will float. The floating pin could result in excessive current consumption by the device, unless an external load places the pin in a deterministic state.

When a DAC I/O bit is written as a '1', the I/O pin is an output pulled HIGH through the 14-k Ω resistor or an input with an internal 14-k Ω pull-up resistor. All DAC port data bits are set to '1' during reset.

	Low current outputs 0.2 mA to 1.0 mA typical						ent outputs 6 mA typical
7	6	5	4	3	2	1	0
DAC[7]	DAC[7] DAC[6] DAC[5] DAC[4] DAC[3] DAC[2]						DAC[0]

Figure 10-2. DAC Port Data 0x30 (read/write)

10.1 DAC Isink Registers

Each DAC I/O pin has an associated DAC Isink register to program the output sink current when the output is driven LOW. The first Isink register (0x38) controls the current for DAC[0], the second (0x39) for DAC[1], and so on until the Isink register at 0x3F controls the current to DAC[7]. Writing all '0's to the Isink register causes 1/5 of the max current to flow through the DAC I/O pin. Writing all '1's to the Isink register provides the maximum current flow through the pin. The other 14 states of the DAC sink current are evenly spaced between these two values.

					Isink	Value	
7	6	5	4	3	2	1	0
reserved	reserved	reserved	reserved	Isink[3]	Isink[2]	Isink[1]	Isink[0]

Figure 10-3. DAC Port Isink 0x38 to 0x3F (write only)



10.2 DAC Port Interrupts

A DAC port interrupt can be enabled/disabled for each pin individually. The DAC Port Interrupt Enable register provides this feature with an interrupt enable bit for each DAC I/O pin. Writing a '1' to a bit in this register enables interrupts from the corresponding bit position. Writing a '0' to a bit in the DAC Port Interrupt Enable register disables interrupts from the corresponding bit position. All of the DAC Port Interrupt Enable register bits are cleared to '0' during a reset. All DAC pins share a common interrupt, as explained in Section 16.7.

7	6	5	4	3	2	1	0
DAC[7]	DAC[6]	DAC[5]	DAC[4]	DAC[3]	DAC[2]	DAC[1]	DAC[0]

Figure 10-4. DAC Port Interrupt Enable 0x31 (write only)

As an additional benefit, the interrupt polarity for each DAC pin is programmable with the DAC Port Interrupt Polarity register. Writing a '0' to a bit selects negative polarity (falling edge) that causes an interrupt (if enabled) if a falling edge transition occurs on the corresponding input pin. Writing a '1' to a bit in this register selects positive polarity (rising edge) that causes an interrupt (if enabled) if a rising edge transition occurs on the corresponding input pin. All of the DAC Port Interrupt Polarity register bits are cleared during a reset.

7	6	5	4	3	2	1	0
DAC[7]	DAC[6]	DAC[5]	DAC[4]	DAC[3]	DAC[2]	DAC[1]	DAC[0]

Figure 10-5. DAC Port Interrupt Polarity 0x32 (write only)

11.0 12-Bit Free-Running Timer

The 12-bit timer provides two interrupts (128-μs and 1.024-ms) and allows the firmware to directly time events that are up to 4 ms in duration. The lower 8 bits of the timer can be read directly by the firmware. Reading the lower 8 bits latches the upper 4 bits into a temporary register. When the firmware reads the upper 4 bits of the timer, it is accessing the count stored in the temporary register. The effect of this logic is to ensure a stable 12-bit timer value can be read, even when the two reads are separated in time.

11.1 Timer (LSB)

7	6	5	4	3	2	1	0
Timer							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Figure 11-1. Timer Register 0x24 (read only)

11.2 Timer (MSB)

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Timer Bit 11	Timer Bit 10	Timer Bit 9	Timer Bit 8

Figure 11-2. Timer Register 0x25 (read only)




Figure 11-3. Timer Block Diagram

12.0 I²C and HAPI Configuration Register

Internal hardware supports communication with external devices through two interfaces: a two-wire I²C compatible, and a HAPI for 1, 2, or 3 byte transfers. The I²C compatible and HAPI functions, discussed in detail in Sections 13.0 and 14.0, share a common configuration register (see *Figure 12-1*). All bits of this register are cleared on reset.

7	6	5	4	3	2	1	0
R/W		R/W	R/W	R	R	R/W	R/W
I ² C Position	Reserved	LEMPTY Polarity	DRDY Polarity	Latch Empty	Data Ready	HAPI Port Width Bit 1	HAPI Port Width Bit 0

Figure 12-1. HAPI/I²C Configuration Register 0x09 (read/write)

Bits [7,1:0] of the HAPI/I²C Configuration Register control the pin out configuration of the HAPI and I²C compatible interfaces. Bits [5:2] are used in HAPI mode only, and are described in Section 14.0. *Table 12-1* shows the HAPI port configurations, and *Table 12-2* shows I²C pin location configuration options. These I²C compatible options exist due to pin limitations in certain packages, and to allow simultaneous HAPI and I²C compatible operation.

HAPI operation is enabled whenever either HAPI Port Width Bit (Bit 1 or 0) is non-zero. This affects GPIO operation as described in Section 14.0. The I²C-compatible interface must be separately enabled as described in Section 13.0.

Table 12-1. HAPI Port Configuration

Port Width Bits[1:0]	HAPI Port Width
11	24 Bits: P3[7:0], P1[7:0], P0[7:0]
10	16 Bits: P1[7:0], P0[7:0]
01	8 Bits: P0[7:0]
00	No HAPI Interface

Table 12-2. I²C Port Configuration

I ² C Position Bit[7]	Port Width Bit[1]	I ² C Position
X	1	I ² C on P2[1:0], 0:SCL, 1:SDA
0	0	I ² C on P1[1:0], 0:SCL, 1:SDA
1	0	I ² C on P2[1:0], 0:SCL, 1:SDA



13.0 I²C Compatible Controller

The I²C-compatible block provides a versatile two-wire communication with external devices, supporting master, slave, and multi-master modes of operation. The I²C-compatible block functions by handling the low-level signaling in hardware, and issuing interrupts as needed to allow firmware to take appropriate action during transactions. While waiting for firmware response, the hardware keeps the I²C-compatible bus idle if necessary.

The I²C-compatible interface generates an interrupt to the microcontroller at the end of each received or transmitted byte, when a stop bit is detected by the slave when in receive mode, or when arbitration is lost. Details of the interrupt responses are given in Section 16.9.

The I²C-compatible interface consists of two registers, an I²C Data Register (*Figure 13-1*) and an I²C Status and Control Register (*Figure 13-2*). The Data Register is implemented as separate read and write registers. Generally, the I²C Status and Control Register should only be monitored after the I²C interrupt, as all bits are valid at that time. Polling this register at other times could read misleading bit status if a transaction is underway.

The I^2C SCL clock is connected to bit 0 of GPIO port 1 or GPIO port 2, and the I^2C SDA data is connected to bit 1 of GPIO port 1 or GPIO port 2. Refer to Section 12.0 for the bit definitions and functionality of the HAPI/ I^2C Configuration Register, which is used to set the locations of the configurable I^2C pins. Once the I^2C -compatible functionality is enabled by setting bit 0 of the I^2C Status & Control Register, the two LSB ([1:0]) of the corresponding GPIO port is placed in Open Drain mode, regardless of the settings of the GPIO Configuration Register. The electrical characteristics of the I^2C -compatible interface is the same as that of GPIO ports 1 and 2. Note that the I_{OI} (max) is 2 mA @ V_{OI} = 2.0V for ports 1 and 2.

All control of the I²C clock and data lines is performed by the I²C compatible block.

7	6	5	4	3	2	1	0
I ² C Data 7	I ² C Data 6	I ² C Data 5	I ² C Data 4	I ² C Data 3	I ² C Data 2	I ² C Data 1	I ² C Data 0

Figure 13-1. I²C Data Register 0x29 (separate read/write registers)

7	6	5	4	3	2	1	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
MSTR Mode	Continue/ Busy	Xmit Mode	ACK	Addr	ARB Lost/ Restart	Received Stop	I ² C Enable

Figure 13-2. I²C Status and Control Register 0x28 (read/write)

The I²C Status and Control register bits are defined in *Table 13-1*, with a more detailed description following.

Table 13-1. I²C Status and Control Register Bit Definitions

Bit	Name	Description
0	I ² C Enable	Write to 1 to enable I ² C-compatible function. When cleared, I ² C GPIO pins operate normally.
1	Received Stop	Reads 1 only in slave receive mode, when I ² C Stop bit detected (unless firmware did not ACK the last transaction).
2	ARB Lost/Restart	Reads 1 to indicate master has lost arbitration. Reads 0 otherwise. Write to 1 in master mode to perform a restart sequence (also set Continue bit).
3	Addr	Reads 1 during first byte after start/restart in slave mode, or if master loses arbitration. Reads 0 otherwise. This bit should always be written as 0.
4	ACK	In receive mode, write 1 to generate ACK, 0 for no ACK. In transmit mode, reads 1 if ACK was received, 0 if no ACK received.
5	Xmit Mode	Write to 1 for transmit mode, 0 for receive mode.
6	Continue/Busy	Write 1 to indicate ready for next transaction. Reads 1 when I ² C-compatible block is busy with a transaction, 0 when transaction is complete.
7	MSTR Mode	Write to 1 for master mode, 0 for slave mode. This bit is cleared if master loses arbitration. Clearing from 1 to 0 generates Stop bit.



MSTR Mode: Setting this bit causes the I²C to initiate a master mode transaction by sending a start bit and transmitting the first data byte from the data register (this typically holds the target address and R/W bit). Subsequent bytes are initiated by setting the Continue bit, as described below.

In master mode, the I²C-compatible block generates the clock (SCK) and drives the data line as required depending on transmit or receive state. The I²C-compatible block performs any required arbitration and clock synchronization. The loss of arbitration results in the clearing of this bit, the setting of the ARB Lost bit, and the generation of an interrupt to the microcontroller. If the chip is the target of an external master that wins arbitration, then the interrupt is held off until the transaction from the external master is completed.

When MSTR Mode is cleared from 1 to 0 by a firmware write, an I²C Stop bit is generated.

Continue/Busy: This bit is written by the firmware to indicate that the firmware is ready for the next byte transaction to begin. In other words, the bit has responded to an interrupt request and has completed the required update or read of the data register. During a read this bit indicates if the hardware is busy and is locking out additional writes to the I²C Status and Control register. This locking allows the hardware to complete certain operations that may require an extended period of time. Following an I²C interrupt, the I²C-compatible block does not return to the Busy state until firmware sets the Continue bit. This allows the firmware to make one control register write without the need to check the Busy bit.

Xmit Mode: This bit is set by firmware to enter transmit mode and perform a data transmit in master or slave mode. Clear this bit for receive mode. Firmware generally determines the value of this bit from the R/W bit associated with the I²C address packet. The Xmit Mode bit state is ignored when initially writing the MSTR Mode or the Restart bits, as these cases always cause transmit mode for the first byte.

ACK: This bit is set or cleared by firmware during receive operation to indicate if the hardware should generate an ACK signal on the I²C-compatible bus. Writing a 1 to this bit generates an ACK (SDA LOW) on the I²C-compatible bus at the ACK bit time. During transmits (Xmit Mode = 1), this bit should be cleared.

Addr: This bit is set by the I²C-compatible block during the first byte of a slave receive transaction, after an I²C start or restart. The Addr bit is cleared when the firmware sets the Continue bit. This bit allows the firmware to recognize when the master has lost arbitration, and in slave mode it allows the firmware to recognize that a start or restart has occurred.

ARB Lost/Restart: This bit is valid as a status bit (ARB Lost) after master mode transactions. In master mode, set this bit (along with the Continue and MSTR Mode bits) to perform an I²C restart sequence. The I²C target address for the restart must be written to the data register before setting the Continue bit. To prevent false ARB Lost signals, the Restart bit is cleared by hardware during the restart sequence.

Receive Stop: This bit is set when the slave is in receive mode and detects a stop bit on the bus. The Receive Stop bit is not set if the firmware terminates the I²C transaction by not acknowledging the previous byte transmitted on the I²C-compatible bus, e.g., in receive mode if firmware sets the Continue bit and clears the ACK bit.

 I^2C Enable: Set this bit to override GPIO definition with I^2C -compatible function on the two I^2C pins. When this bit is cleared, these pins are free to function as GPIOs. In I^2C -compatible mode, the two pins operate in open drain mode, independent of the GPIO configuration setting.

14.0 Hardware Assisted Parallel Interface (HAPI)

The CY7C66x13 processor provides a hardware assisted parallel interface for bus widths of 8, 16, or 24 bits, to accommodate data transfer with an external microcontroller or similar device. Control bits for selecting the byte width are in the HAPI/I²C Configuration Register (*Figure 12-1*), bits 1 and 0.

Signals are provided on Port 2 to control the HAPI interface. *Table 14-1* describes these signals and the HAPI control bits in the HAPI/I²C Configuration Register. Enabling HAPI causes the GPIO setting in the GPIO Configuration Register (0x08) to be overridden. The Port 2 output pins are in CMOS output mode and Port 2 input pins are in input mode (open drain mode with Q3 OFF in *Figure 9-1*).



Table 14-1. Port 2 Pin and HAPI Configuration Bit Definitions

Pin	Name	Direction	Description (Port 2 Pin)			
P2[2]	LatEmptyPin	Out	Ready for more input data from external interface.			
P2[3]	DReadyPin	Out	Output data ready for external interface.			
P2[4]	STB	In	Strobe signal for latching incoming data.			
P2[5]	ŌĒ	In	Output Enable, causes chip to output data.			
P2[6]	CS	In	Chip Select (Gates STB and OE).			
Bit	Name	R/W	Description (HAPI/I ² C Configuration Register)			
2	Data Ready	R	Asserted after firmware writes data to Port 0, until OE driven LOW.			
3	Latch Empty	R	Asserted after firmware reads data from Port 0, until STB driven LOW.			
4	DRDY Polarity	R/W	Determines polarity of Data Ready bit and DReadyPin: If 0, Data Ready is active LOW, DReadyPin is active HIGH. If 1, Data Ready is active HIGH, DReadyPin is active LOW.			
5	LEMPTY Polarity	R/W	Determines polarity of Latch Empty bit and LatEmptyPin: If 0, Latch Empty is active LOW, LatEmptyPin is active HIGH. If 1, Latch Empty is active HIGH, LatEmptyPin is active LOW.			

HAPI Read by External Device from CY7C66x13: In this case (see *Figure 24-3*), firmware writes data to the GPIO ports. If 16-bit or 24-bit transfers are being made, Port 0 should be written last, since writes to Port 0 asserts the Data Ready bit and the DReadyPin to signal the external device that data is available.

The external device then drives the $\overline{\text{OE}}$ and $\overline{\text{CS}}$ pins active (LOW), which causes the HAPI data to be output on the port pins. When $\overline{\text{OE}}$ is returned HIGH (inactive), the HAPI/GPIO interrupt is generated. At that point, firmware can reload the HAPI latches for the next output, again writing Port 0 last.

The Data Ready bit reads the opposite state from the external DReadyPin on pin P2[3]. If the DRDY Polarity bit is 0, DReadyPin is active HIGH, and the Data Ready bit is active LOW.

HAPI Write by External Device to CY7C66x13: In this case (see *Figure 24-4*), the external device drives the STB and CS pins active (LOW) when it drives new data onto the port pins. When this happens, the internal latches become full, which causes the Latch Empty bit to be deasserted. When STB is returned HIGH (inactive), the HAPI/GPIO interrupt is generated. Firmware then reads the parallel ports to empty the HAPI latches. If 16-bit or 24-bit transfers are being made, Port 0 should be read last because reads from Port 0 assert the Latch Empty bit and the LatEmptyPin to signal the external device for more data.

The Latch Empty bit reads the opposite state from the external LatEmptyPin on pin P2[2]. If the LEMPTY Polarity bit is 0, LatEmptyPin is active HIGH, and the Latch Empty bit is active LOW.

15.0 Processor Status and Control Register

7	6	5	4	3	2	1	0
R	R/W	R/W	R/W	R/W	R		R/W
IRQ Pending	Watch Dog Reset	USB Bus Re- set Interrupt	Power-On Reset	Suspend	Interrupt Enable Sense	reserved	Run

Figure 15-1. Processor Status and Control Register 0xFF

The Run bit, bit 0, is manipulated by the HALT instruction. When Halt is executed, all the bits of the Processor Status and Control Register are cleared to 0. Since the run bit is cleared, the processor stops at the end of the current instruction. The processor remains halted until an appropriate reset occurs (Power-on or Watch Dog). This bit should normally be written as a '1.'

Bit 1 is reserved and must be written as a zero.

The Interrupt Enable Sense (bit 2) shows whether interrupts are enabled or disabled. Firmware has no direct control over this bit as writing a zero or one to this bit position has no effect on interrupts. A '0' indicates that interrupts are masked off and a '1' indicates that the interrupts are enabled. This bit is further gated with the bit settings of the Global Interrupt Enable Register (0x20) and USB End Point Interrupt Enable Register (0x21). Instructions DI, EI, and RETI manipulate the state of this bit.

Writing a '1' to the Suspend bit (bit 3) halts the processor and cause the microcontroller to enter the suspend mode that significantly reduces power consumption. A pending, enabled interrupt or USB bus activity causes the device to come out of suspend. After coming out of suspend, the device resumes firmware execution at the instruction following the IOWR which put the part into suspend. An IOWR attempting to put the part into suspend is ignored if non-idle USB bus activity is present. See Section 8.0 for more details on suspend mode operation.



The Power-On Reset (bit 4) is set to '1' during a Power-on Reset. The firmware can check bits 4 and 6 in the reset handler to determine whether a reset was caused by a Power-on condition or a Watch Dog Timeout. Note that a POR event may be followed by a watch dog reset before firmware begins executing, as explained below.

The USB Bus Reset Interrupt (bit 5) occurs when a USB Bus Reset is received on the upstream port. The USB Bus Reset is a Single-Ended Zero (SE0) that lasts from 12 to 16 μ s. An SE0 is defined as the condition in which both the D+ line and the D- line are LOW at the same time. When the SIE detects that this SE0 condition is removed, the USB Bus Reset interrupt bit is set in the Processor Status and Control Register and a USB Bus Reset interrupt is generated.

The Watch Dog Reset (bit 6) is set during a reset initiated by the Watch Dog Timer. This indicates the Watch Dog Timer went for more than t_{WATCH} (8 ms minimum) between Watch Dog clears. This can occur with a POR event, as noted below.

The IRQ pending (bit 7), when set, indicates that one or more of the interrupts has been recognized as active. An interrupt remains pending until its interrupt enable bit is set (registers 0x20 or 0x21) and interrupts are globally enabled. At that point, the internal interrupt handling sequence clears this bit until another interrupt is detected as pending.

During power-up, the Processor Status and Control Register is set to 00010001, which indicates a POR (bit 4 set) has occurred and no interrupts are pending (bit 7 clear). During the 96 ms suspend at start-up (explained in Section 7.1), a Watch Dog Reset also occurs unless this suspend is aborted by an upstream SE0 before 8 ms. If a WDR occurs during the power-up suspend interval, firmware reads 01010001 from the Status and Control Register after power-up. Normally, the POR bit should be cleared so a subsequent WDR can be clearly identified. If an upstream bus reset is received before firmware examines this register, the Bus Reset bit may also be set.

During a Watch Dog Reset, the Processor Status and Control Register is set to 01XX0001, which indicates a Watch Dog Reset (bit 6 set) has occurred and no interrupts are pending (bit 7 clear). The Watch Dog Reset does not effect the state of the POR and the Bus Reset Interrupt bits.

16.0 Interrupts

Interrupts are generated by the GPIO/DAC pins, the internal timers, I²C-compatible or HAPI operation, the internal USB hub, or on various USB traffic conditions. All interrupts are maskable by the Global Interrupt Enable Register and the USB End Point Interrupt Enable Register. Writing a '1' to a bit position enables the interrupt associated with that bit position. During a reset, the contents of the Global Interrupt Enable Register and USB End Point Interrupt Enable Register are cleared, effectively disabling all interrupts.

Ī	7	6	5	4	3	2	1	0
		R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Reserved	I ² C Interrupt Enable	GPIO/HAPI Interrupt Enable	DAC Interrupt Enable	USB Hub Interrupt Enable	1.024-ms Interrupt Enable	128-μs Interrupt Enable	USB Bus RST Interrupt Enable

Figure 16-1. Global Interrupt Enable Register 0x20 (read/write)

7	6	5	4	3	2	1	0
			R/W	R/W	R/W	R/W	R/W
Reserved	Reserved	Reserved	EPB1 Interrupt Enable	EPB0 Interrupt Enable	EPA2 Interrupt Enable	EPA1 Interrupt Enable	EPA0 Interrupt Enable

Figure 16-2. USB Endpoint Interrupt Enable Register 0x21 (read/write)

The interrupt controller contains a separate flip-flop for each interrupt. See *Figure 16-3* for the logic block diagram of the interrupt controller. When an interrupt is generated, it is first registered as a pending interrupt. It stays pending until it is serviced or a reset occurs. A pending interrupt only generates an interrupt request if it is enabled by the corresponding bit in the interrupt enable registers. The highest priority interrupt request is serviced following the completion of the currently executing instruction.

When servicing an interrupt, the hardware first disables all interrupts by clearing the Global Interrupt Enable bit in the CPU (the state of this bit can be read at Bit 2 of the Processor Status and Control Register). Second, the flip-flop of the current interrupt is cleared. This is followed by an automatic CALL instruction to the ROM address associated with the interrupt being serviced (i.e., the Interrupt Vector, see Section 16.1). The instruction in the interrupt table is typically a JMP instruction to the address of the Interrupt Service Routine (ISR). The user can re-enable interrupts in the interrupt service routine by executing an EI instruction. Interrupts can be nested to a level limited only by the available stack space.

The Program Counter value as well as the Carry and Zero flags (CF, ZF) are stored onto the Program Stack by the automatic CALL instruction generated as part of the interrupt acknowledge process. The user firmware is responsible for ensuring that the processor state is preserved and restored during an interrupt. The PUSH A instruction should typically be used as the first



command in the ISR to save the accumulator value and the POP A instruction should be used to restore the accumulator value just before the RETI instruction. The program counter CF and ZF are restored and interrupts are enabled when the RETI instruction is executed.

The DI and EI instructions can be used to disable and enable interrupts, respectively. These instructions affect only the Global Interrupt Enable bit of the CPU. If desired, EI can be used to re-enable interrupts while inside an ISR, instead of waiting for the RETI that exists the ISR. While the global interrupt enable bit is cleared, the presence of a pending interrupt can be detected by examining the IRQ Sense bit (Bit 7 in the Processor Status and Control Register).

16.1 Interrupt Vectors

The Interrupt Vectors supported by the USB Controller are listed in *Table 16-1*. The lowest-numbered interrupt (USB Bus Reset interrupt) has the highest priority, and the highest-numbered interrupt (I²C interrupt) has the lowest priority. Although Reset is not an interrupt, the first instruction executed after a reset is at PROM address 0x0000h—which corresponds to the first entry in the Interrupt Vector Table. Because the JMP instruction is 2 bytes long, the interrupt vectors occupy 2 bytes.






Figure 16-3. Interrupt Controller Functional Diagram

Table 16-1. Interrupt Vector Assignments

Interrupt Vector Number	ROM Address	Function
Not Applicable	0x0000	Execution after Reset begins here
1	0x0002	USB Bus Reset interrupt
2	0x0004	128-μs timer interrupt
3	0x0006	1.024-ms timer interrupt
4	0x0008	USB Address A Endpoint 0 interrupt
5	0x000A	USB Address A Endpoint 1 interrupt
6	0x000C	USB Address A Endpoint 2 interrupt
7	0x000E	USB Address B Endpoint 0 interrupt
8	0x0010	USB Address B Endpoint 1 interrupt
9	0x0012	USB Hub interrupt
10	0x0014	DAC interrupt
11	0x0016	GPIO / HAPI interrupt
12	0x0018	I ² C interrupt

A pending address can be read from the Interrupt Vector Register (*Figure 16-4*). The value read from this register is only valid if the Global Interrupt bit has been disabled, by executing the DI instruction or in an Interrupt Service Routine before interrupts have been re-enabled. The value read from this register is the interrupt vector address; for example, a 0x12 indicates the hub interrupt is the highest priority pending interrupt.



7	6	5	4	3	2	1	0
			R	R	R	R	R
Reserved	Reserved	Reserved	Interrupt Vector Bit 4	Interrupt Vector Bit 3	Interrupt Vector Bit 2	Interrupt Vector Bit 1	Reads '0'

Figure 16-4. Interrupt Vector Register 0x23 (read only)

16.2 Interrupt Latency

Interrupt latency can be calculated from the following equation:

Interrupt latency = (Number of clock cycles remaining in the current instruction) + (10 clock cycles for the CALL instruction) + (5 clock cycles for the JMP instruction)

For example, if a 5 clock cycle instruction such as JC is being executed when an interrupt occurs, the first instruction of the Interrupt Service Routine executes a minimum of 16 clocks (1+10+5) or a maximum of 20 clocks (5+10+5) after the interrupt is issued. For a 12-MHz internal clock (6-MHz crystal), 20 clock periods is 20 / 12 MHz = 1.667 µs.

16.3 USB Bus Reset Interrupt

The USB Controller recognizes a USB Reset when a Single Ended Zero (SE0) condition persists on the upstream USB port for $12-16~\mu s$ (the Reset may be recognized for an SE0 as short as $12~\mu s$, but is always recognized for an SE0 longer than $16~\mu s$). SE0 is defined as the condition in which both the D+ line and the D- line are LOW. Bit 5 of the Status and Control Register is set to record this event. The interrupt is asserted at the end of the Bus Reset. If the USB reset occurs during the start-up delay following a POR, the delay is aborted as described in Section 7.1. The USB Bus Reset Interrupt is generated when the SE0 state is deasserted.

A USB Bus Reset clears the following registers:

SIE Section: USB Device Address Registers (0x10, 0x40)

Hub Section: Hub Ports Connect Status (0x48)

Hub Ports Enable (0x49)
Hub Ports Speed (0x4A)
Hub Ports Suspend (0x4D)
Hub Ports Resume Status (0x4E)
Hub Ports SE0 Status (0x4F)
Hub Ports Data (0x50)

Hub Downstream Force (0x51)

16.4 Timer Interrupt

There are two periodic timer interrupts: the 128-µs interrupt and the 1.024-ms interrupt. The user should disable both timer interrupts before going into the suspend mode to avoid possible conflicts between servicing the timer interrupts first or the suspend request first.

16.5 USB Endpoint Interrupts

There are five USB endpoint interrupts, one per endpoint. A USB endpoint interrupt is generated after the USB host writes to a USB endpoint FIFO or after the USB controller sends a packet to the USB host. The interrupt is generated on the last packet of the transaction (e.g. on the host's ACK during an IN, or on the device ACK during on OUT). If no ACK is received during an IN transaction, no interrupt is generated.

16.6 USB Hub Interrupt

A USB hub interrupt is generated by the hardware after a connect/disconnect change, babble, or a resume event is detected by the USB repeater hardware. The babble and resume events are additionally gated by the corresponding bits of the Hub Port Enable Register (*Figure 18-3*). The connect/disconnect event on a port does not generate an interrupt if the SIE does not drive the port (i.e., the port is being forced).



16.7 DAC Interrupt

Each DAC I/O pin can generate an interrupt, if enabled. The interrupt polarity for each DAC I/O pin is programmable. A positive polarity is a rising edge input while a negative polarity is a falling edge input. All of the DAC pins share a single interrupt vector, which means the firmware needs to read the DAC port to determine which pin or pins caused an interrupt.

If one DAC pin has triggered an interrupt, no other DAC pins can cause a DAC interrupt until that pin has returned to its inactive (non-trigger) state or the corresponding interrupt enable bit is cleared. The USB Controller does not assign interrupt priority to different DAC pins and the DAC Interrupt Enable Register is not cleared during the interrupt acknowledge process.

16.8 GPIO/HAPI Interrupt

Each of the GPIO pins can generate an interrupt, if enabled. The interrupt polarity can be programmed for each GPIO port as part of the GPIO configuration. All of the GPIO pins share a single interrupt vector, which means the firmware needs to read the GPIO ports with enabled interrupts to determine which pin or pins caused an interrupt. A block diagram of the GPIO interrupt logic is shown in *Figure 16-5*. Refer to Sections 9.1 and 9.2 for more information about setting GPIO interrupt polarity and enabling individual GPIO interrupts.

If one port pin has triggered an interrupt, no other port pins can cause a GPIO interrupt until that port pin has returned to its inactive (non-trigger) state or its corresponding port interrupt enable bit is cleared. The USB Controller does not assign interrupt priority to different port pins and the Port Interrupt Enable Registers are not cleared during the interrupt acknowledge process.




Figure 16-5. GPIO Interrupt Structure

When HAPI is enabled, the HAPI logic takes over the interrupt vector and blocks any interrupt from the GPIO bits, including ports/bits not being used by HAPI. Operation of the HAPI interrupt is independent of the GPIO specific bit interrupt enables, and is enabled or disabled only by bit 5 of the Global Interrupt Enable Register (0x20) when HAPI is enabled. The settings of the GPIO bit interrupt enables on ports/bits not used by HAPI still effect the CMOS mode operation of those ports/bits. The effect of modifying the interrupt bits while the Port Config bits are set to "10" is shown in *Table 9-1*. The events that generate HAPI interrupts are described in Section 14.0.

16.9 I²C Interrupt

The I^2C interrupt occurs after various events on the I^2C -compatible bus to signal the need for firmware interaction. This generally involves reading the I^2C Status and Control Register (*Figure 13-2*) to determine the cause of the interrupt, loading/reading the I^2C Data Register as appropriate, and finally writing the Status and Control Register to initiate the subsequent transaction. The interrupt indicates that status bits are stable and it is safe to read and write the I^2C registers. Refer to Section 13.0 for details on the I^2C registers.

When enabled, the I²C-compatible state machine generates interrupts on completion of the following conditions. The referenced bits are in the I²C Status and Control Register.



- 1. In slave receive mode, after the slave receives a byte of data. The Addr bit is set if this is the first byte since a start or restart signal was sent by the external master. Firmware must read or write the data register as necessary, then set the ACK, Xmit Mode, and Continue bits appropriately for the next byte.
- 2. In slave receive mode, after a stop bit is detected. The Received Stop bit is set. If the stop bit follows a slave receive transaction where the ACK bit was cleared to 0, no stop bit detection occurs.
- 3. In slave transmit mode, after the slave transmits a byte of data. The ACK bit indicates if the master that requested the byte acknowledged the byte. If more bytes are to be sent, firmware writes the next byte into the Data Register and then sets the Xmit Mode and Continue bits as required.
- 4. In master transmit mode, after the master sends a byte of data. Firmware should load the Data Register if necessary, and set the Xmit Mode, MSTR Mode, and Continue/Busy bits appropriately. Clearing the MSTR Mode bit issues a stop signal to the I²C-compatible bus and return to the idle state.
- 5. In master receive mode, after the master receives a byte of data. Firmware should read the data and set the Ack and Continue/Busy bits appropriately for the next byte. Clearing the Master bit at the same time causes the master state machine to issue a stop signal to the I²C-compatible bus and leave the I²C-compatible hardware in the idle state.
- 6. When the master loses arbitration. This condition clears the Master bit and sets the Arbitration Lost bit immediately and then waits for a stop signal on the I²C-compatible bus to generate the interrupt.

The Continue/Busy bit is cleared by hardware prior to interrupt conditions 1 to 4. Once the Data Register has been read or written, firmware should configure the other control bits and set the Continue bit for subsequent transactions.

Following an interrupt from master mode, firmware should perform only one write to the Status and Control Register that sets the Continue bit, without checking the value of the Busy bit. The Busy bit may otherwise be active and I²C register contents may be changed by the hardware during the transaction, until the I²C interrupt occurs.

17.0 USB Overview

The USB hardware includes a USB Hub repeater with one upstream and four downstream ports. The USB Hub repeater interfaces to the microcontroller through a full-speed Serial Interface Engine (SIE). An external series resistor of R_{ext} must be placed in series with all upstream and downstream USB outputs in order to meet the USB driver requirements of the USB specification. The CY7C66x13 microcontroller can provide the functionality of a compound device consisting of a USB hub and permanently attached functions.

17.1 USB Serial Interface Engine (SIE)

The SIE allows the CY7C66x13 microcontroller to communicate with the USB host through the USB repeater portion of the hub. The SIE simplifies the interface between the microcontroller and USB by incorporating hardware that handles the following USB bus activity independently of the microcontroller:

- · Bit stuffing/unstuffing
- Checksum generation/checking
- ACK/NAK/STALL
- Token type identification
- · Address checking

Firmware is required to handle the following USB interface tasks:

- · Coordinate enumeration by responding to SETUP packets
- · Fill and empty the FIFOs
- Suspend/Resume coordination
- · Verify and select DATA toggle values

17.2 USB Enumeration

The internal hub and any compound device function are enumerated under firmware control. The hub is enumerated first, followed by any integrated compound function. After the hub is enumerated, the USB host can read hub connection status to determine which (if any) of the downstream ports need to be enumerated. The following is a brief summary of the typical enumeration process of the CY7C66x13 by the USB host. For a detailed description of the enumeration process, refer to the USB specification.

In this description, 'Firmware' refers to embedded firmware in the CY7C66x13 controller.

- 1. The host computer sends a SETUP packet followed by a DATA packet to USB address 0 requesting the Device descriptor.
- 2. Firmware decodes the request and retrieves its Device descriptor from the program memory tables.
- The host computer performs a control read sequence and Firmware responds by sending the Device descriptor over the USB bus, via the on-chip FIFOs.



- 4. After receiving the descriptor, the host sends a SETUP packet followed by a DATA packet to address 0 assigning a new USB address to the device.
- 5. Firmware stores the new address in its USB Device Address Register (for example, as Address B) after the no-data control sequence completes.
- 6. The host sends a request for the Device descriptor using the new USB address.
- 7. Firmware decodes the request and retrieves the Device descriptor from program memory tables.
- 8. The host performs a control read sequence and Firmware responds by sending its Device descriptor over the USB bus.
- 9. The host generates control reads from the device to request the Configuration and Report descriptors.
- 10. Once the device receives a Set Configuration request, its functions may now be used.
- 11. Following enumeration as a hub, Firmware can optionally indicate to the host that a compound device exists (for example, the keyboard in a keyboard / hub device).
- 12. The host carries out the enumeration process with this additional function as though it were attached downstream from the hub.
- 13. When the host assigns an address to this device, it is stored as the other USB address (for example, Address A).

18.0 USB Hub

A USB hub is required to support:

- Connectivity behavior: service connect/disconnect detection
- · Bus fault detection and recovery
- Full-/Low-speed device support

These features are mapped onto a hub repeater and a hub controller. The hub controller is supported by the processor integrated into the CY7C66013 and CY7C66113 microcontrollers. The hardware in the hub repeater detects whether a USB device is connected to a downstream port and the interface speed of the downstream device. The connection to a downstream port is through a differential signal pair (D+ and D-). Each downstream port provided by the hub requires external R_{UDN} resistors from each signal line to ground, so that when a downstream port has no device connected, the hub reads a LOW (zero) on both D+ and D-. This condition is used to identify the "no connect" state.

The hub must have a resistor R_{UUP} connected between its upstream D+ line and V_{REG} to indicate it is a full speed USB device. The hub generates an EOP at EOF1, in accordance with the USB 1.1 Specification, Section 11.2.2.

18.1 Connecting/Disconnecting a USB Device

A low-speed (1.5 Mbps) USB device has a pull-up resistor on the D- pin. At connect time, the bias resistors set the signal levels on the D+ and D- lines. When a low-speed device is connected to a hub port, the hub sees a LOW on D+ and a HIGH on D-. This causes the hub repeater to set a connect bit in the Hub Ports Connect Status register for the downstream port. The hub repeater also sets a bit in the Hub Ports Speed register to indicate this port is low-speed (see *Figure 18-1* and *Figure 18-2*). Then the hub repeater generates a Hub Interrupt to notify the microcontroller that there has been a change in the Hub downstream status.

A full-speed (12 Mbps) USB device has a pull-up resistor from the D+ pin, so the hub sees a HIGH on D+ and a LOW on D-. In this case, the hub repeater sets a connect bit in the Hub Ports Connect Status register, clears a bit in the Hub Ports Speed register (for full-speed), and generates a Hub Interrupt to notify the microcontroller of the change in Hub status.

Connects are recorded by the time a non-SE0 state lasts for more than 2.5 µs on a downstream port.

When a USB device is disconnected from the Hub, the downstream signal pair eventually floats to a single-ended zero state. The hub repeater recognizes a disconnect once the SE0 state on a downstream port lasts from 2.0 to 2.5 µs. On a disconnect, the corresponding bit in the Hub Ports Connect Status register is cleared, and the Hub Interrupt is generated.

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Port 4 Connect Status	Port 3 Connect Status	Port 2 Connect Status	Port 1 Connect Status

Figure 18-1. Hub Ports Connect Status 0x48 (read/write), 1 = Connect, 0 = Disconnect

The Hub Ports Connect Status register is cleared to zero by reset or bus reset, then set to match the hardware configuration by the hub repeater hardware. The Reserved bits [7:4] should always read as '0' to indicate no connection.



7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Port 4 Speed	Port 3 Speed	Port 2 Speed	Port 1 Speed

Figure 18-2. Hub Ports Speed 0x4A (read/write), 1 = Low-Speed, 0 = Full-Speed

The Hub Ports Speed register is cleared to zero by reset or bus reset, then set to match the hardware configuration whenever a connect occurs. Firmware may write this register if desired, to allow for firmware debouncing of the speed detection. The Reserved bits [7:4] should always read as '0.'

18.2 Enabling/Disabling a USB Device

After a USB device connection has been detected, firmware must update status change bits in the hub status change data structure that is polled periodically by the USB host. The host responds by sending a packet that instructs the hub to reset and enable the downstream port. Firmware then sets the bit in the Hub Ports Enable register, *Figure 18-3*, for the downstream port. The hub repeater hardware responds to an enable bit in the Hub Ports Enable register by enabling the downstream port, so that USB traffic can flow to and from that port.

If a port is marked enabled and is not suspended, it receives all USB traffic from the upstream port, and USB traffic from the downstream port is passed to the upstream port (unless babble is detected). Low-speed ports do not receive full-speed traffic from the upstream port.

When firmware writes to the Hub Ports Enable register to enable a port, the port is not enabled until the end of any packet currently being transmitted. If there is no USB traffic, the port is enabled immediately.

When a USB device disconnection has been detected, firmware must update status bits in the hub change status data structure that is polled periodically by the USB host. In suspend, a connect or disconnect event generates an interrupt (if the hub interrupt is enabled) even if the port is disabled.

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Port 4 Enable	Port 3 Enable	Port 2 Enable	Port 1 Enable

Figure 18-3. Hub Ports Enable Register 0x49 (read/write), 1 = Enabled, 0 = Disabled

The Hub Ports Enable register is cleared to zero by reset or bus reset to disable all downstream ports as the default condition. A port is also disabled by internal hub hardware (enable bit cleared) if babble is detected on that downstream port. Babble is defined as:

- Any non-idle downstream traffic on an enabled downstream port at EOF2
- Any downstream port with upstream connectivity established at EOF2 (i.e., no EOP received by EOF2)

18.3 Hub Downstream Ports Status and Control

Data transfer on hub downstream ports is controlled according to the bit settings of the Hub Downstream Ports Control Register (*Figure 18-4*). Each downstream port is controlled by two bits, as defined in *Table 18-1* below. The Hub Downstream Ports Control Register is cleared upon reset or bus reset, and the reset state is the state for normal USB traffic. Any downstream port being forced must be marked as disabled (*Figure 18-3*) for proper operation of the hub repeater.

Firmware should use this register for driving bus reset and resume signaling to downstream ports. Controlling the port pins through this register uses standard USB edge rate control according to the speed of the port, set in the Hub Port Speed Register.

The downstream USB ports are designed for connection of USB devices, but can also serve as output ports under firmware control. This allows unused USB ports to be used for functions such as driving LEDs or providing additional input signals. Pulling up these pins to voltages above V_{REF} may cause current flow into the pin.

This register is not reset by bus reset. These bits must be cleared before going into suspend.

7	6	5	4	3	2	1	0
Port 4	Port 4	Port 3	Port 3	Port 2	Port 2	Port 1	Port 1
Control Bit 1	Control Bit 0						

Figure 18-4. Hub Downstream Ports Control Register 0x4B (read/write)



Table 18-1. Control Bit Definition for Downstream Ports

Control Bits: Bit1 Bit 0	Control Action
0 0	Not Forcing (Normal USB Function)
0 1	Force Differential '1' (D+ HIGH, D- LOW)
1 0	Force Differential '0' (D+ LOW, D- HIGH)
1 1	Force SE0 state

An alternate means of forcing the downstream ports is through the Hub Ports Force Low Register (*Figure 18-5*). With this register the pins of the downstream ports can be individually forced low, or left unforced. Unlike the Hub Downstream Ports Control Register, above, the Force Low Register does not produce standard USB edge rate control on the forced pins. However, this register allows downstream port pins to be held LOW in suspend. This register can be used to drive SE0 on all downstream ports when unconfigured, as required in the USB 1.1 specification.

Ī	7	6	5	4	3	2	1	0
	Force Low							
	DD4 D+	DD4 D-	DD3 D+	DD3 D-	DD2 D+	DD2 D-	DD1 D+	DD1 D-

Figure 18-5. Hub Ports Force Low Register (read/write) 0x51, 1 = Force Low, 0 = No Force

The data state of downstream ports can be read through the HUB Ports SE0 Status Register (*Figure 18-6*) and the Hub Ports Data Register (*Figure 18-7*). The data read from the Hub Ports Data Register is the differential data only and is not dependent on the settings of the Hub Ports Speed Register (*Figure 18-2*). When the SE0 condition is sensed on a downstream port, the corresponding bits of the Hub Ports Data Register hold the last differential data state before the SE0. Hub Ports SE0 Status Register and Hub Ports Data Register are cleared upon reset or bus reset.

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Port 4 SE0 Status	Port 3 SE0 Status	Port 2 SE0 Status	Port 1 SE0 Status

Figure 18-6. Hub Ports SE0 Status Register 0x4F (read only), 1 = SE0, 0 = Non-SE0

7	(5 5	4	3	2	1	0
Reser	ved Rese	erved Rese	rved Reserve	d Port 4 Diff. Dat	Port 3 a Diff. Data	Port 2 Diff. Data	Port 1 Diff. Data

Figure 18-7. Hub Ports Data Register 0x50 (read only), 1 = (D+ > D-), 0 = (D+ < D-)

18.4 Downstream Port Suspend and Resume

The Hub Ports Suspend Register (*Figure 18-8*) and Hub Ports Resume Status Register (*Figure 18-9*) indicate the suspend and resume conditions on downstream ports. The suspend register must be set by firmware for any ports that are selectively suspended. Also, this register is only valid for ports that are selectively suspended.

If a port is marked as selectively suspended, normal USB traffic is not sent to that port. Resume traffic is also prevented from going to that port, unless the Resume comes from the selectively suspended port. If a resume condition is detected on the port, hardware reflects a Resume back to the port, sets the Resume bit in the Hub Ports Resume Register, and generates a hub interrupt.

If a disconnect occurs on a port marked as selectively suspended, the suspend bit is cleared.

The Device Remote Wakeup bit (bit 7) of the Hub Ports Suspend Register controls whether or not the resume signal is propagated by the hub after a connect or a disconnect event. If the Device Remote Wakeup bit is set, the hub will automatically propagate the resume signal after a connect or a disconnect event. If the Device Remote Wakeup bit is cleared, the hub will not propagate the resume signal. The setting of the Device Remote Wakeup flag has no impact on the propagation of the resume signal after a downstream remote wakeup event. The hub will automatically propagate the resume signal after a remote wakeup event, regardless of the state of the Device Remote wakeup bit. The state of this bit has no impact on the generation of the hub interrupt.

These registers are cleared on reset or bus reset.



7	6	5	4	3	2	1	0
Device Remote Wakeup	Reserved	Reserved	Reserved	Port 4 Selective Suspend	Port 3 Selective Suspend	Port 2 Selective Suspend	Port 1 Selective Suspend

Figure 18-8. Hub Ports Suspend Register 0x4D (read/write), 1 = Port is Selectively Suspended

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Resume 4	Resume 3	Resume 2	Resume 1

Figure 18-9. Hub Ports Resume Status Register 0x4E (read only), 1 = Port is in Resume State

Resume from a selectively suspended port, with the hub not in suspend, typically involves these actions:

- 1. Hardware detects the Resume, drives a K to the port, and generates the hub interrupt. The corresponding bit in the Resume Status Register (0x4E) reads '1' in this case.
- 2. Firmware responds to hub interrupt, and reads register 0x4E to determine the source of the Resume.
- 3. Firmware begins driving K on the port for 10 ms or more through register 0x4B.
- 4. Firmware clears the Selective Suspend bit for the port (0x4D), which clears the Resume bit (0x4E). This ends the hardware-driven Resume, but the firmware-driven Resume continues. To prevent traffic being fed by the hub repeater to the port during or just after the Resume, firmware should disable this port.
- 5. Firmware drives a timed SE0 on the port for two low-speed bit times as appropriate. **Note:** Firmware must disable interrupts during this SE0 so the SE0 pulse isn't inadvertently lengthened and appears as a bus reset to the downstream device.
- 6. Firmware drives a J on the port for one low-speed bit time, then it idles the port.
- 7. Firmware re-enables the port.

Resume when the hub is suspended typically involves these actions:

- 1. Hardware detects the Resume, drives a K on the upstream (which is then reflected to all downstream enabled ports), and generates the hub interrupt.
- 2. The part comes out of suspend and the clocks start.
- 3. Once the clocks are stable, firmware execution resumes. An internal counter ensures that this takes at least 1 ms. Firmware should check for Resume from any selectively suspended ports. If found, the Selective Suspend bit for the port should be cleared: no other action is necessary.
- 4. The Resume ends when the host stops sending K from upstream. Firmware should check for changes to the Enable and Connect Registers. If a port has become disabled but is still connected, an SE0 has been detected on the port. The port should be treated as having been reset, and should be reported to the host as newly connected.

Firmware can choose to clear the Device Remote Wake-up bit (if set) to implement firmware timed states for port changes. All allowed port changes wake the part. Then, the part can use internal timing to determine whether to take action or return to suspend. If Device Remote Wake-up is set, automatic hardware assertions take place on Resume events.

18.5 USB Upstream Port Status and Control

USB status and control is regulated by the USB Status and Control Register, as shown in *Figure 18-10*. All bits in the register are cleared during reset.

7	6	5	4	3	2	1	0
R/W	R/W	R	R	R/C	R/W	R/W	R/W
Endpoint Size	Endpoint Mode	D+ Upstream	D- Upstream	Bus Activity	Control Bit 2	Control Bit 1	Control Bit 0

Figure 18-10. USB Status and Control Register 0x1F (read/write)

The three control bits allow the upstream port to be driven manually by firmware. For normal USB operation, all of these bits must be cleared. *Table 18-2* shows how the control bits affect the upstream port.



Table 18-2. Control Bit Definition for Upstream Port

Control Bits	Control Action
000	Not Forcing (SIE Controls Driver)
001	Force D+[0] HIGH, D-[0] LOW
010	Force D+[0] LOW, D-[0] HIGH
011	Force SE0; D+[0] LOW, D-[0] LOW
100	Force D+[0] LOW, D-[0] LOW
101	Force D+[0] HiZ, D-[0] LOW
110	Force D+[0] LOW, D-[0] HiZ
111	Force D+[0] HiZ, D-[0] HiZ

Bus Activity (bit 3) is a "sticky" bit that indicates if any non-idle USB event has occurred on the upstream USB port. Firmware should check and clear this bit periodically to detect any loss of bus activity. Writing a '0' to the Bus Activity bit clears it, while writing a '1' preserves the current value. In other words, the firmware can clear the Bus Activity bit, but only the SIE can set it.

The Upstream D- and D+ (bits 4 and 5) are read only. These give the state of each upstream port pin individually: 1 = HIGH, 0 = LOW.

Endpoint Mode (bit 6) and Endpoint Size (bit 7) are used to configure the number and size of USB endpoints. See Section 19.2 for a detailed description of these bits.

19.0 USB Serial Interface Engine Operation

The CY7C66x13 Serial Interface Engine (SIE) supports operation as a single device or a compound device. This section describes the two device addresses, the configurable endpoints, and the endpoint function.

19.1 USB Device Addresses

The USB Controller provides two USB Device Address Registers (A and B). Upon reset and under default conditions, Device A has three endpoints and Device B has two endpoints. The USB Device Address Register contents are cleared during a reset, setting the USB device addresses to zero and disabling these addresses. *Figure 19-1* shows the format of the USB Address Registers.

7	6	5	4	3	2	1	0
Device							
Address							
Enable	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Figure 19-1. USB Device Address Registers 0x10, 0x40 (read/write)

Bit 7 (Device Address Enable) in the USB Device Address Register must be set by firmware before the SIE can respond to USB traffic to these addresses. The Device Address in bits [6:0] are set by firmware during the USB enumeration process to the non-zero address assigned by the USB host.

19.2 USB Device Endpoints

The CY7C66x13 controller supports up to two addresses and five endpoints for communication with the host. The configuration of these endpoints, and associated FIFOs, is controlled by bits [7,6] of the USB Status and Control Register (see *Figure 18-10*). Bit 7 controls the size of the endpoints and bit 6 controls the number of addresses. These configuration options are detailed in *Table 19-1*. Endpoint FIFOs are part of user RAM (as shown in Section 5.4.1).



Table 19-1. Memory Allocation for Endpoints

Tw	o USB addr:	3 EP for	Addr A, 2	EP for Add	One USB address (A), 5 EP						
Reg 0x	Reg 0x1F, Bits [7,6] = [0,0] Reg 0x1F, Bits [7,6] = [1,0]					Reg 0x1F, Bits [7,6] = [0,1] Reg 0x1F, Bits [7,6] = [1					
Label	Start Address	Size	Label	Start Address	Size	Label	Start Address	Size	Label	Start Address	Size
EPB1	0xD8	8	EPB0	0xA8	8	EPA4	0xD8	8	EPA3	0xA8	8
EPB0	0xE0	8	EPB1	0xB0	8	EPA3	0xE0	8	EPA4	0xB0	8
EPA2	0xE8	8	EPA0	0xB8	8	EPA2	0xE8	8	EPA0	0xB8	8
EPA1	0xF0	8	EPA1	0xC0	32	EPA1	0xF0	8	EPA1	0xC0	32
EPA0	0xF8	8	EPA2	0xE0	32	EPA0	0xF8	8	EPA2	0xE0	32

When the SIE writes data to a FIFO, the internal data bus is driven by the SIE; not the CPU. This causes a short delay in the CPU operation. The delay is three clock cycles per byte. For example, an 8-byte data write by the SIE to the FIFO generates a delay of 2 µs (3 cycles/byte * 83.33 ns/cycle * 8 bytes).

19.3 USB Control Endpoint Mode Registers

All USB devices are required to have a control endpoint 0 (EPA0 and EPB0) that is used to initialize and control each USB address. Endpoint 0 provides access to the device configuration information and allows generic USB status and control accesses. Endpoint 0 is bidirectional to both receive and transmit data. The other endpoints are unidirectional, but selectable by the user as IN or OUT endpoints.

The endpoint mode registers are cleared during reset. The endpoint zero EPA0 and EPB0 mode registers use the format shown in Figure 19-2. **Note:** In 5-endpoint mode, Register 0x42 serves as non-control endpoint 3, and has the format for non-control endpoints shown in Figure 19-3.

7	6	5	4	3	2	1	0
Endpoint 0 SETUP Received	Endpoint 0 IN Received	Endpoint 0 OUT Received	ACK	Mode Bit 3	Mode Bit 2	Mode Bit 1	Mode Bit 0

Figure 19-2. USB Device Endpoint Zero Mode Registers 0x12 and 0x42, (read/write)

Bits[7:5] in the endpoint 0 mode registers are status bits that are set by the SIE to report the type of token that was most recently received by the corresponding device address. These bits must be cleared by firmware as part of the USB processing.

The ACK bit (bit 4) is set whenever the SIE engages in a transaction to the register's endpoint that completes with an ACK packet.

The SETUP PID status (bit 7) is forced HIGH from the start of the data packet phase of the SETUP transaction until the start of the ACK packet returned by the SIE. The CPU is prevented from clearing this bit during this interval, and subsequently, until the CPU first does an IORD to this endpoint 0 mode register.

Bits[6:0] of the endpoint 0 mode register are locked from CPU write operations whenever the SIE has updated one of these bits, which the SIE does only at the end of the token phase of a transaction (SETUP... Data... ACK, OUT... Data... ACK, or IN... Data... ACK). The CPU can unlock these bits by doing a subsequent read of this register. Only endpoint 0 mode registers are locked when updated. The locking mechanism does not apply to the mode registers of other endpoints.

Because of these hardware locking features, firmware must perform an IORD after an IOWR to an endpoint 0 register. This verifies that the contents have changed as desired, and that the SIE has not updated these values.

While the SETUP bit is set, the CPU cannot write to the endpoint zero FIFOs. This prevents firmware from overwriting an incoming SETUP transaction before firmware has a chance to read the SETUP data. Refer to *Table 19-1* for the appropriate endpoint zero memory locations.

The Mode bits (bits [3:0]) control how the endpoint responds to USB bus traffic. The mode bit encoding is shown in *Table 20-1*. Additional information on the mode bits can be found in *Table 20-2* and *Table 20-3*. Note that the SIE offers an "Ack out - Status in" mode and not an "Ack out - Nak in" mode. Therefore, if following the status stage of a Control Write transfer a USB host were to immediately start the next transfer, the new Setup packet could override the data payload of the data stage of the previous Control Write.

19.4 USB Non-Control Endpoint Mode Registers

The format of the non-control endpoint mode registers is shown in Figure 19-3.



7	6	5	4	3	2	1	0
STALL	Reserved	Reserved	ACK	Mode Bit 3	Mode Bit 2	Mode Bit 1	Mode Bit 0

Figure 19-3. USB Non-Control Device Endpoint Mode Registers 0x14, 0x16, 0x44, (read/write)

The mode bits (bits [3:0]) of the Endpoint Mode Register control how the endpoint responds to USB bus traffic. The mode bit encoding is shown in *Table 20-1*.

The ACK bit (bit 4) is set whenever the SIE engages in a transaction to the register's endpoint that completes with an ACK packet.

If STALL (bit 7) is set, the SIE stalls an OUT packet if the mode bits are set to ACK-OUT, and the SIE stalls an IN packet if the mode bits are set to ACK-IN. For all other modes, the STALL bit must be a LOW.

Bits 5 and 6 are reserved and must be written to zero during register writes.

19.5 USB Endpoint Counter Registers

There are five Endpoint Counter registers, with identical formats for both control and non-control endpoints. These registers contain byte count information for USB transactions, as well as bits for data packet status. The format of these registers is shown in *Figure 19-4*:

7	6	5	4	3	2	1	0
Data 0/1	Data Valid	Byte Count					
Toggle		Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Figure 19-4. USB Endpoint Counter Registers 0x11, 0x13, 0x15, 0x41, 0x43 (read/write)

The counter bits (bits [5:0]) indicate the number of data bytes in a transaction. For IN transactions, firmware loads the count with the number of bytes to be transmitted to the host from the endpoint FIFO. Valid values are 0 to 32, inclusive. For OUT or SETUP transactions, the count is updated by hardware to the number of data bytes received, plus 2 for the CRC bytes. Valid values are 2 to 34, inclusive.

Data Valid bit 6 is used for OUT and SETUP tokens only. Data is loaded into the FIFOs during the transaction, and then the Data Valid bit is set if a proper CRC is received. If the CRC is not correct, the endpoint interrupt occurs, but Data Valid is cleared to a zero.

Data 0/1 Toggle bit 7 selects the DATA packet's toggle state: 0 for DATA0, 1 for DATA1. For IN transactions, firmware must set this bit to the desired state. For OUT or SETUP transactions, the hardware sets this bit to the state of the received Data Toggle bit.

Whenever the count updates from a SETUP or OUT transaction on endpoint 0, the counter register locks and cannot be written by the CPU. Reading the register unlocks it. This prevents firmware from overwriting a status update on incoming SETUP or OUT transactions before firmware has a chance to read the data. Only endpoint 0 counter register is locked when updated. The locking mechanism does not apply to the count registers of other endpoints.

19.6 Endpoint Mode/Count Registers Update and Locking Mechanism

The contents of the endpoint mode and counter registers are updated, based on the packet flow diagram in *Figure 19-5*. Two time points, UPDATE and SETUP, are shown in the same figure. The following activities occur at each time point:

UPDATE:

- 1. Endpoint Mode Register All the bits are updated (except the SETUP bit of the endpoint 0 mode register).
- 2. Counter Registers All bits are updated.
- 3. Interrupt If an interrupt is to be generated as a result of the transaction, the interrupt flag for the corresponding endpoint is set at this time. For details on what conditions are required to generate an endpoint interrupt, refer to *Table 20-2*.
- 4. The contents of the updated endpoint 0 mode and counter registers are locked, except the SETUP bit of the endpoint 0 mode register which was locked earlier.

SETUP:

The SETUP bit of the endpoint 0 mode register is forced HIGH at this time. This bit is forced HIGH by the SIE until the end of the data phase of a control write transfer. The SETUP bit can not be cleared by firmware during this time.

The affected mode and counter registers of endpoint 0 are locked from any CPU writes once they are updated. These registers can be unlocked by a CPU read, only if the read operation occurs after the UPDATE. The firmware needs to perform a register read as a part of the endpoint ISR processing to unlock the effected registers. The locking mechanism on mode and counter registers ensures that the firmware recognizes the changes that the SIE might have made since the previous IO read of that register.






Figure 19-5. Token/Data Packet Flow Diagram



20.0 USB Mode Tables

Table 20-1. USB Register Mode Encoding

Mode	Encoding	Setup	In	Out	Comments
Disable	0000	ignore	ignore	ignore	Ignore all USB traffic to this endpoint
Nak In/Out	0001	accept	NAK	NAK	Forced from Setup on Control endpoint, from modes other than 0000
Status Out Only	0010	accept	stall	check	For Control endpoints
Stall In/Out	0011	accept	stall	stall	For Control endpoints
Ignore In/Out	0100	accept	ignore	ignore	For Control endpoints
Isochronous Out	0101	ignore	ignore	always	For Isochronous endpoints
Status In Only	0110	accept	TX 0	stall	For Control Endpoints
Isochronous In	0111	ignore	TX cnt	ignore	For Isochronous endpoints
Nak Out	1000	ignore	ignore	NAK	An ACK from mode 1001> 1000
Ack Out(STALL ^[3] =0) Ack Out(STALL ^[3] =1)	1001 1001	ignore ignore	ignore ignore	ACK stall	This mode is changed by SIE on issuance of ACK> 1000
Nak Out - Status In	1010	accept	TX 0	NAK	An ACK from mode 1011> 1010
Ack Out - Status In	1011	accept	TX 0	ACK	This mode is changed by SIE on issuance of ACK> 1010
Nak In	1100	ignore	NAK	ignore	An ACK from mode 1101> 1100
Ack IN(STALL ^[3] =0) Ack IN(STALL ^[3] =1)	1101 1101	ignore ignore	TX cnt stall	ignore ignore	This mode is changed by SIE on issuance of ACK> 1100
Nak In - Status Out	1110	accept	NAK	check	An ACK from mode 1111> 111 Ack In - Status Out
Ack In - Status Out	1111	accept	TX cnt	check	This mode is changed by SIE on issuance of ACK>1110

The 'In' column represents the SIE's response to the token type.

A disabled endpoint remains disabled until it is changed by firmware, and all endpoints reset to the disabled state.

Any SETUP packet to an enabled endpoint with mode set to accept SETUPs is changed by the SIE to 0001 (NAKing). Any mode set to accept a SETUP, ACKs a valid SETUP transaction.

Most modes that control transactions involving an ending ACK, are changed by the SIE to a corresponding mode which NAKs subsequent packets following the ACK. Exceptions are modes 1010 and 1110.

A Control endpoint has three extra status bits for PID (Setup, In and Out), but must be placed in the correct mode to function as such. Non-Control endpoints should not be placed into modes that accept SETUPs.


A 'check' on an Out token during a Status transaction checks to see that the Out is of zero length and has a Data Toggle (DTOG) of '1'. If the DTOG bit is set and the received Out Packet has zero length, the Out is ACKed to complete the transaction. Otherwise, the Out is STALLed.

Note:

3. STALL bit is bit 7 of the USB Non-Control Device Endpoint Mode registers. For more information, refer to Section 19.4.



Table 20-2. Decode table for Table 20-3: "Details of Modes for Differing Traffic Conditions"



The response of the SIE can be summarized as follows:

- 1. The SIE only responds to valid transactions and ignores non-valid ones.
- 2. The SIE generates an interrupt when a valid transaction is completed or when the FIFO is corrupted. FIFO corruption occurs during an OUT or SETUP transaction to a valid internal address that ends with a non-valid CRC.
- 3. An incoming Data packet is valid if the count is ≤ Endpoint Size + 2 (includes CRC) and passes all error checking.
- 4. An IN is ignored by an OUT configured endpoint and vice versa.
- 5. The IN and OUT PID status is updated at the end of a transaction.
- 6. The SETUP PID status is updated at the beginning of the Data packet phase.
- 7. The entire Endpoint 0 mode register and the count register are locked from CPU writes at the end of any transaction to that endpoint in which either an ACK is transferred or the mode bits have changed. These registers are only unlocked by a CPU read of these registers, and only if that read happens after the transaction completes. This represents about a 1-µs window in which the CPU is locked from register writes to these USB registers. Normally, the firmware should perform a register read at the beginning of the Endpoint ISRs to unlock and get the mode register information. The interlock on the Mode and Count registers ensures that the firmware recognizes the changes that the SIE might have made during the previous transaction.



Table 20-3. Details of Modes for Differing Traffic Conditions (see *Table 20-2* for the decode legend)

En	d P	oin	t Mo	ode							PID				Set End I	Point Mode	
3	2	1	0	token	count	buffer	dval	DTOG	DVAL	COUNT	Setup	In	Out	ACK	3 2 1 0	response	int
Se	tup	Pa	cke	t (if acc	epting)							•				
See	Tab	le 20	D-1	Setup	<= 10	data	valid	updates	1	updates	1	UC	UC	1	0 0 0 1	ACK	yes
See	Tab	le 20	D-1	Setup	> 10	junk	х	updates	updates	updates	1	UC	UC	UC	NoChange	ignore	yes
See	Tab	le 20	D-1	Setup	х	junk	invalid	updates	0	updates	1	UC	UC	UC	NoChange	ignore	yes
Dis	able	d				ı									1		
0	0	0	0	х	х	UC	Х	UC	UC	UC	UC	UC	UC	UC	NoChange	ignore	no
Nak	(In/C	Out				ı									1		
0	0	0	1	Out	х	UC	х	UC	UC	UC	UC	UC	1	UC	NoChange	NAK	yes
0	0	0	1	In	х	UC	х	UC	UC	UC	UC	1	UC	UC	NoChange	NAK	yes
Igno	ore Ir	n/Ou	t														
0	1	0	0	Out	х	UC	Х	UC	UC	UC	UC	UC	UC	UC	NoChange	ignore	no
0	1	0	0	In	х	UC	х	UC	UC	UC	UC	UC	UC	UC	NoChange	ignore	no
Stal	II In/C	Out															
0	0	1	1	Out	Х	UC	Х	UC	UC	UC	UC	UC	1	UC	NoChange	Stall	yes
0	0	1	1	In	х	UC	х	UC	UC	UC	UC	1	UC	UC	NoChange	Stall	yes
Со	ntre	ol V	Vrite	9													
Nor	mal (Out/p	orem	ature stat	us In												
1	0	1	1	Out	<= 10	data	valid	updates	1	updates	UC	UC	1	1	1 0 1 0	ACK	yes
1	0	1	1	Out	> 10	junk	х	updates	updates	updates	UC	UC	1	UC	NoChange	ignore	yes
1	0	1	1	Out	х	junk	invalid	updates	0	updates	UC	UC	1	UC	NoChange	ignore	yes
1	0	1	1	In	х	UC	х	UC	UC	UC	UC	1	UC	1	NoChange	TX 0	yes
NAI	⟨ Ou	t/pre	matu	ire status	In	•									•		
1	0	1	0	Out	<= 10	UC	valid	UC	UC	UC	UC	UC	1	UC	NoChange	NAK	yes
1	0	1	0	Out	> 10	UC	х	UC	UC	UC	UC	UC	UC	UC	NoChange	ignore	no
1	0	1	0	Out	х	UC	invalid	UC	UC	UC	UC	UC	UC	UC	NoChange	ignore	no
1	0	1	0	In	х	UC	х	UC	UC	UC	UC	1	UC	1	NoChange	TX 0	yes
Stat	tus Ir	n/ext	ra Oı	ut													
0	1	1	0	Out	<= 10	UC	valid	UC	UC	UC	UC	UC	1	UC	0 0 1 1	Stall	yes
0	1	1	0	Out	> 10	UC	Х	UC	UC	UC	UC	UC	UC	UC	NoChange	ignore	no
0	1	1	0	Out	х	UC	invalid	UC	UC	UC	UC	UC	UC	UC	NoChange	ignore	no
0	1	1	0	In	х	UC	х	UC	UC	UC	UC	1	UC	1	NoChange	TX 0	yes
Со	ntre	ol R	lead	k													
Nor	mal I	In/pr	emat	ure status	s Out												
1	1	1	1	Out	2	UC	valid	1	1	updates	UC	UC	1	1	NoChange	ACK	yes
1	1	1	1	Out	2	UC	valid	0	1	updates	UC	UC	1	UC	0 0 1 1	Stall	yes
1	1	1	1	Out	!=2	UC	valid	updates	1	updates	UC	UC	1	UC	0 0 1 1	Stall	yes
1	1	1	1	Out	> 10	UC	х	UC	UC	UC	UC	UC	UC	UC	NoChange	ignore	no
1	1	1	1	Out	х	UC	invalid	UC	UC	UC	UC	UC	UC	UC	NoChange	ignore	no
1	1	1	1	In	х	UC	х	UC	UC	UC	UC	1	UC	1	1 1 1 0	ACK (back)	yes
Nak	In/p	rema	ature	status O	ut												
1	1	1	0	Out	2	UC	valid	1	1	updates	UC	UC	1	1	NoChange	ACK	yes
1	1	1	0	Out	2	UC	valid	0	1	updates	UC	UC	1	UC	0 0 1 1	Stall	yes
1	1	1	0	Out	!=2	UC	valid	updates	1	updates	UC	UC	1	UC	0 0 1 1	Stall	yes
1	1	1	0	Out	> 10	UC	х	UC	UC	UC	UC	UC	UC	UC	NoChange	ignore	no
1	1	1	0	Out	Х	UC	invalid	UC	UC	UC	UC	UC	UC	UC	NoChange	ignore	no
1	1	1	0	In	Х	UC	х	UC	UC	UC	UC	1	UC	UC	NoChange	NAK	yes
Stat	tus C	Out/e	xtra I	n	•								,	•			
0	0	1	0	Out	2	UC	valid	1	1	updates	UC	UC	1	1	NoChange	ACK	yes
0	0	1	0	Out	2	UC	valid	0	1	updates	UC	UC	1	UC	0 0 1 1	Stall	yes
0	0	1	0	Out	!=2	UC	valid	updates	1	updates	UC	UC	1	UC	0 0 1 1	Stall	yes



Table 20-3. Details of Modes for Differing Traffic Conditions (see Table 20-2 for the decode legend) (continued)

En									PID				Set End F	Point Mode			
3	2	1	0	token	count	buffer	dval	DTOG	DVAL	COUNT	Setup	In	Out	ACK	3 2 1 0	response	int
0	0	1	0	Out	> 10	UC	х	UC	UC	UC	UC	UC	UC	UC	NoChange	ignore	no
0	0	1	0	Out	х	UC	invalid	UC	UC	UC	UC	1	UC	UC	NoChange	ignore	no
0	0	1	0	In	х	UC	х	UC	UC	UC	UC	1	UC	UC	0 0 1 1	Stall	yes
Οu	ıt er	ndp	oin	t													
Nor	ormal Out/erroneous In																
1	0	0	1	Out	<= 10	data	valid	updates	1	updates	UC	UC	1	1	1 0 0 0	ACK	yes
1	0	0	1	Out	> 10	junk	х	updates	updates	updates	UC	UC	1	UC	NoChange	ignore	yes
1	0	0	1	Out	х	junk	invalid	updates	0	updates	UC	UC	1	UC	NoChange	ignore	yes
1	0	0	1	In	х	UC	х	UC	UC	UC	UC	UC	UC	UC	NoChange	ignore $(STALL^{[3]} = 0)$	no
1	0	0	1	In	х	UC	х	UC	UC	UC	UC	UC	UC	UC	NoChange	Stall (STALL ^[3] = 1)	no
NAI	K Ou	t/err	oneo	us In													
1	0	0	0	Out	<= 10	UC	valid	UC	UC	UC	UC	UC	1	UC	NoChange	NAK	yes
1	0	0	0	Out	> 10	UC	х	UC	UC	UC	UC	UC	UC	UC	NoChange	ignore	no
1	0	0	0	Out	х	UC	invalid	UC	UC	UC	UC	UC	UC	UC	NoChange	ignore	no
1	0	0	0	In	х	UC	Х	UC	UC	UC	UC	UC	UC	UC	NoChange	ignore	no
Isod	chron	ous	endp	point (Out)												
0	1	0	1	Out	х	updates	updates	updates	updates	updates	UC	UC	1	1	NoChange	RX	yes
0	1	0	1	In	х	UC	х	UC	UC	UC	UC	UC	UC	UC	NoChange	ignore	no
In	end	poi	nt														
Nor	mal I	In/er	rone	ous Out													
1	1	0	1	Out	х	UC	х	UC	UC	UC	UC	UC	UC	UC	NoChange	ignore $(STALL^{[3]} = 0)$	no
1	1	0	1	Out	х	UC	х	UC	UC	UC	UC	UC	UC	UC	NoChange	stall (STALL ^[3] = 1)	no
1	1	0	1	In	х	UC	х	UC	UC	UC	UC	1	UC	1	1 1 0 0	ACK (back)	yes
NAI	K In/e	error	eous	S Out			•	•	•		•	•					
1	1	0	0	Out	Х	UC	х	UC	UC	UC	UC	UC	UC	UC	NoChange	ignore	no
1	1	0	0	In	Х	UC	х	UC	UC	UC	UC	1	UC	UC	NoChange	NAK	yes
Isod	chron	nous	endp	point (In)													
0	1	1	1	Out	Х	UC	х	UC	UC	UC	UC	UC	UC	UC	NoChange	ignore	no
0	1	1	1	In	х	UC	Х	UC	UC	UC	UC	1	UC	UC	NoChange	TX	yes



21.0 Sample Schematic




Figure 21-1. Sample Schematic



22.0 Absolute Maximum Ratings

Storage Temperature	65°C to +150°C
Ambient Temperature with Power Applied	0°C to +70°C
Supply Voltage on V _{CC} relative to V _{SS}	0.5V to +7.0V
DC Input Voltage	0.5V to +V _{CC} +0.5V
DC Voltage Applied to Outputs in High Z State	0.5V to +V _{CC} +0.5V
Power Dissipation	500 mW
Static Discharge Voltage	>2000V
Latch-up Current	>200 mA
Max Output Sink Current into Port 0, 1, 2, 3, and DAC[1:0] Pins	60 mA
Max Output Sink Current into DAC[7:2] Pins	10 mA
Max Output Source Current from Port 1, 2, 3, 4	30 mA

23.0 Electrical Characteristics

Fosc = 6 MHz; Operating Temperature = 0 to 70° C, V_{CC} = 4.0 to 5.25 Volts

	Parameter	Min.	Max.	Unit	Conditions
	General				
V _{REF}	Reference Voltage	3.15	3.45	V	3.3V ±5%
V_{pp}	Programming Voltage (disabled)	-0.4	0.4	V	
I _{cc}	V _{CC} Operating Current		50	mA	No GPIO source current
I _{SB1}	Supply Current—Suspend Mode		50	μΑ	
I _{ref}	Vref Operating Current		10	mA	No USB Traffic ^[4]
l _{il}	Input Leakage Current		1	μΑ	Any pin
	USB Interface				
V _{di}	Differential Input Sensitivity	0.2		V	(D+)-(D-)
V _{cm}	Differential Input Common Mode Range	0.8	2.5	V	
V _{se}	Single Ended Receiver Threshold	0.8	2.0	V	
C _{in}	Transceiver Capacitance		20	pF	
I _{lo}	Hi-Z State Data Line Leakage	-10	10	μΑ	0V < V _{in} < 3.3V
R _{ext}	External USB Series Resistor	19	21	Ω	In series with each USB pin
R _{UUP}	External Upstream USB Pull-up Resistor	1.425	1.575	kΩ	1.5 kΩ ±5%, D+ to V _{REG}
R _{UDN}	External Downstream Pull-down Resistors	14.25	15.75	kΩ	15 kΩ ±5%, downstream USB pins
	Power-On Reset				
t _{vccs}	V _{CC} Ramp Rate	0	100	ms	Linear ramp 0V to V _{CC} ^[5]
	USB Upstream/Downstream Port				
V _{UOH}	Static Output High	2.8	3.6	V	15 kΩ ±5% to Gnd
V _{UOL}	Static Output Low		0.3	V	1.5 kΩ ±5% to V_{REF}
Z _O	USB Driver Output Impedance	28	44	Ω	Including R _{ext} Resistor
	General Purpose I/O (GPIO)				
R _{up}	Pull-up Resistance (typical 14 kΩ)	8.0	24.0	kΩ	
V _{ITH}	Input Threshold Voltage	20%	40%	V _{CC}	All ports, LOW to HIGH edge
V _H	Input Hysteresis Voltage	2%	8%	V _{CC}	All ports, HIGH to LOW edge
V _{OL}	Port 0,1,2,3 Output Low Voltage		0.4 2.0	V V	I _{OL} = 3 mA I _{OL} = 8 mA
V _{OH}	Output High Voltage	2.4		V	I _{OH} = 1.9 mA (all ports 0,1,2,3)



	Parameter	Min.	Max.	Unit	Conditions
	DAC Interface				
R _{up}	DAC Pull-up Resistance (typical 14 kΩ)	8.0	24.0	kΩ	
I _{sink0(0)}	DAC[7:2] Sink Current (0)	0.1	0.3	mA	V _{out} = 2.0V DC
I _{sink0(F)}	DAC[7:2] Sink Current (F)	0.5	1.5	mA	V _{out} = 2.0V DC
I _{sink1(0)}	DAC[1:0] Sink Current (0)	1.6	4.8	mA	V _{out} = 2.0V DC
I _{sink1(F)}	DAC[1:0] Sink Current (F)	8	24	mA	V _{out} = 2.0V DC
I _{range}	Programmed Isink Ratio: max/min	4	6		V _{out} = 2.0V DC ^[6]
T _{ratio}	Tracking Ratio DAC[1:0] to DAC[7:2]	14	22		$V_{out} = 2.0V^{[7]}$
I _{sinkDAC}	DAC Sink Current	1.6	4.8	mA	V _{out} = 2.0V DC
I _{lin}	Differential Nonlinearity		0.6	LSB	DAC Port ^[8]

Notes:

- Add 18 mA per driven USB cable (upstream or downstream). This is based on transitions every 2 full-speed bit times on average.
 Power-on Reset occurs whenever the voltage on V_{CC} is below approximately 2.5V.
 Irange: I_{sinkn}(15)/I_{sinkn}(0) for the same pin.
 T_{ratio} = I_{sink1}[1:0](n)/I_{sink}0[7:2](n) for the same n, programmed.
 I_{lin} measured as largest step size vs. nominal according to measured full scale and zero programmed values.



Switching Characteristics ($f_{OSC} = 6.0 \text{ MHz}$) 24.0

Parameter	Description	Min.	Max.	Unit
	Clock Source			
fosc	Clock Rate	6 ±0.25%		MHz
t _{cyc}	Clock Period	166.25	167.08	ns
t _{CH}	Clock HIGH time	0.45 t _{CYC}		ns
t _{CL}	Clock LOW time	0.45 t _{CYC}		ns
	USB Full Speed Signaling ^[9]			
t _{rfs}	Transition Rise Time	4	20	ns
t _{ffs}	Transition Fall Time	4	20	ns
t _{rfmfs}	Rise / Fall Time Matching; (t _r /t _f)	90	111	%
t _{dratefs}	Full Speed Date Rate	12 ±0.25%		Mb/s
	DAC Interface			
t _{sink}	Current Sink Response Time		0.8	μs
	HAPI Read Cycle Timing			
t _{RD}	Read Pulse Width	15		ns
t _{OED}	OE LOW to Data Valid ^[10, 11]		40	ns
t _{OEZ}	OE HIGH to Data High-Z ^[11]		20	ns
t _{OEDR}	OE LOW to Data_Ready Deasserted ^[10, 11]	0	60	ns
	HAPI Write Cycle Timing			
t _{WR}	Write Strobe Width	15		ns
t _{DSTB}	Data Valid to STB HIGH (Data Set-up Time)[11]	5		ns
t _{STBZ}	STB HIGH to Data High-Z (Data Hold Time) ^[11]	15		ns
t _{STBLE}	STB LOW to Latch_Empty Deasserted ^[10, 11]	0	50	ns
	Timer Signals			
t _{watch}	Watch Dog Timer Period	8.192	14.336	ms

Notes:

Per Table 7-6 of revision 1.1 of USB specification.
 For 25-pF load.
 Assumes chip select CS is asserted (LOW).






Figure 24-1. Clock Timing




Figure 24-2. USB Data Signal Timing




Figure 24-3. HAPI Read by External Interface from USB Microcontroller






Figure 24-4. HAPI Write by External Device to USB Microcontroller


25.0 Ordering Information

Ordering Code	PROM Size	Package Name	Package Type	Operating Range
CY7C66013-PVC	8 KB	O48	48-Pin (300-Mil) SSOP	Commercial
CY7C66013-PC	8 KB	P25	48-Pin (600-Mil) PDIP	Commercial
CY7C66113-PVC	8 KB 056		56-Pin (300-Mil) SSOP	Commercial




26.0 Package Diagrams

48-Lead Shrunk Small Outline Package O48




56-Lead Shrunk Small Outline Package O56





26.0 Package Diagrams (continued)

48-Lead (600-Mil) Molded DIP P25





Document Title: CY7C66013, CY7C66113 Full-Speed USB (12 Mbps) Peripheral Controller with Integrated Hub Document Number: 38-08024							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	114525	3/27/02	DSG	Change from Spec number: 38-00591 to 38-08024			